Are you an expert in this area? Share your knowledge and earn expert points by giving answers or rating people's questions and answers! This section of FAQS.ORG is not sanctioned in any way by FAQ authors or maintainers.

Questions strongly related to this FAQ:

• is verilog an object oriented language by uma (4/17/2004)
• I have codes a state table for a d-latch with clear and preset in VHDL and tested to be... by Sreeni (3/19/2004)
• what is verilog and how it help in architecture by iram (5/30/2004)
• Can anyone provide me verilog code for div by 3 clock with 50% duty cycle and which can be... by verilog_newbee (1/3/2004)
• Hi I'm new to verilog I wanted to create a pattern generator which will get start and... by verilog keen (1/31/2006)
• Hi,, I know that I can make a new field name by appending a variable to the fixed name... by Shailesh (2/27/2004)
• What is race around condition? by Ritz (9/21/2004)
• I want to know the difference between the terms clock skew, clock uncertainity and slew. by Ritz (9/21/2004)
• I have seen a verilog code in which in always's sensitivity list there is a logical-or... by Manoj Karki (2/21/2004)
• Can we use simucad tool with xilinx? If yes how can I do that.. If not why cannot we do... by ASU (2/20/2004)
• I need to represent 0.4 in 8bit binary? how can i do this in verilog? by Hari (9/13/2004)
• Can anyone show me the code to signed arithmetic shift by nm (5/19/2004)
• Hi, I had a problem with the RiseStrength, FallStrength and FanoutLoad in the gate-level... by cat (7/7/2003)
• any one can help me to simple programs in plis in verilog.and which version of modelsim... by nageswararao (2/18/2004)
• Do anybody know where can I find the verilog model of SST/Altera/ST SPI flash? If you... by wasic (12/9/2003)

Questions somewhat related to this FAQ:

• where do I can find projects related to this HDL by raman (8/13/2003)

Other questions awaiting answers:

• 42092 questions related to other FAQs
  
• 6378 general questions
• 14921 answered questions