Young Seok Choi
Young Seok Choi US
Patent application number | Description | Published |
---|---|---|
20110070670 | PROCESS CONDITION EVALUATION METHOD FOR LIQUID CRYSTAL DISPLAY MODULE - A process condition evaluation method for a liquid crystal display module (LCM) includes: a first step of obtaining a threshold power measuring pattern, an analysis sample for a cell bonding status in an LCD fabrication process, and obtaining a lower substrate sample by separating an upper substrate from the threshold power measuring pattern; a second step of supplying voltages on a gate pad on the lower substrate sample with sequentially increasing a voltage level by a predetermined unit by using an electrical device, and obtaining a threshold current and a threshold voltage by measuring currents at a drain pad whenever voltage increased by a predetermined unit is applied to the gate pad; and a third step of obtaining threshold power based on the threshold current and the threshold voltage, and thereby evaluating process conditions of the LCM. | 03-24-2011 |
Young Seok Choi, Gumi-Si KR
Patent application number | Description | Published |
---|---|---|
20100001278 | THIN FILM TRANSISTOR (TFT) ARRAY SUBSTRATE AND FABRICATING METHOD THEREOF THAT PROTECT THE TFT AND A PIXEL ELECTRODE WITHOUT A PROTECTIVE FILM - A thin film transistor array substrate and a fabricating method thereof are disclosed. The thin film transistor array substrate protects a thin film transistor without a protective film and accordingly reduces the manufacturing cost. In the thin film transistor array substrate, a gate electrode is connected to a gate line. A source electrode is connected to a data line crossing the gate line to define a pixel area. A drain electrode is opposed to the source electrode with a channel therebetween. A semiconductor layer is in the channel. A pixel electrode in the pixel area contacts the drain electrode over substantially the entire overlapping area between the two. A channel protective film is provided on the semiconductor layer corresponding to the channel to protect the semiconductor layer. | 01-07-2010 |
20100075472 | TFT array substrate and the fabrication method thereof - A TFT array substrate includes: a gate electrode connected to a gate line; a source electrode connected to a data line crossing the gate line to define a pixel region; a drain electrode which is opposite to the source electrode with a channel in between; a semiconductor layer defining the channel between the source electrode and the drain electrode; a pixel electrode in the pixel region and connected to the drain electrode; a channel passivation layer on the channel of the semiconductor layer; a gate pad extending from the gate line, where a semiconductor pattern and a transparent conductive pattern are formed; a data pad connected to the data line, where the transparent conductive pattern is formed; and a gate insulating layer formed under the semiconductor layer, the gate line and the gate pad, and the data line and the data pad. | 03-25-2010 |
20100323482 | TFT ARRAY SUBSTRATE AND THE FABRICATION METHOD THEREOF - A TFT array substrate is provided. The TFT array substrate includes: a gate electrode connected to a gate line; a source electrode connected to a data line that crosses the gate line and defines a pixel region; a drain electrode facing the source electrode with a channel between; a semiconductor layer forming the channel in between the source electrode and the drain electrode; a pixel electrode in the pixel region and contacting the drain electrode; a channel passivation layer formed on the semiconductor layer; a gate pad with a gate pad lower electrode that extends from the gate line; and a data pad having a data pad lower electrode separated from the data line. | 12-23-2010 |
Young Seok Choi, Gyeongsangbuk-Do KR
Patent application number | Description | Published |
---|---|---|
20090015780 | Liquid crystal display device and method for fabricating the same - A liquid crystal display device includes first and second substrates facing each other; gate lines and data lines formed on the first substrate such that the gate lines and the data lines intersect each other to define pixel regions; thin film transistors formed at respective intersections of the gate lines and the data lines; a black matrix layer formed on the second substrate such that the black matrix layer corresponds to a region other than the pixel regions; color filter layers extending in an extension direction of the data lines in respective pixel regions; a liquid crystal layer interposed between the first and second substrates; first column spacers formed on one of the first and second substrates such that each first column spacer corresponds to an associated one of the gate lines or to a channel region of an associated one of the thin film transistors to maintain a cell gap between the first-and second substrate; and spacer patterns formed on one of the first and second substrates such that each spacer pattern corresponds to at least one of an associated one of the gate lines and an associated one of the data lines, thereby forming a first gap between the spacer pattern and the other substrate facing the spacer pattern, and reducing an amount of liquid crystals filled between the first and second substrates. | 01-15-2009 |
20100103364 | LIQUID CRYSTAL DISPLAY DEVICE AND METHOD FOR FABRICATING THE SAME - A liquid crystal display device includes first and second substrates facing each other; gate lines and data lines formed on the first substrate such that the gate lines and the data lines intersect each other to define pixel regions; thin film transistors formed at respective intersections of the gate lines and the data lines; a black matrix layer formed on the second substrate such that the black matrix layer corresponds to a region other than the pixel regions; color filter layers extending in an extension direction of the data lines in respective pixel regions; a liquid crystal layer interposed between the first and second substrates; first column spacers formed on one of the first and second substrates such that each first column spacer corresponds to an associated one of the gate lines or to a channel region of an associated one of the thin film transistors to maintain a cell gap between the first and second substrate; and spacer patterns formed on one of the first and second substrates such that each spacer pattern corresponds to at least one of an associated one of the gate lines and an associated one of the data lines, thereby forming a first gap between the spacer pattern and the other substrate facing the spacer pattern, and reducing an amount of liquid crystals filled between the first and second substrates. | 04-29-2010 |
Young Seok Choi, Seo-Ku KR
Patent application number | Description | Published |
---|---|---|
20100009069 | Method of forming an alignment layer for liquid crystal display device - The liquid crystal display device of the present invention comprises first and second substrates; a first alignment layer on the first substrate, wherein the first alignment layer includes | 01-14-2010 |
Young Seok Choi, Daejeon-Si KR
Patent application number | Description | Published |
---|---|---|
20090136665 | ATOMIC LAYER DEPOSITION APPARATUS - A reactor configured to subject a substrate to alternately repeated surface reactions of vapor-phase reactants is disclosed. In one embodiment, the reactor includes a reaction chamber that defines a reaction space; one or more inlets; an exhaust outlet; a gas flow control guide structure; and a substrate holder. The gas flow control guide includes one or more channels, each of which extends from a respective one of the one or more inlets to a first portion of a periphery of the reaction space. Each of the channels widens as the channel extends from the inlet to the reaction space. At least one of the channels is configured to generate a non-uniform laminar flow at the first portion of the periphery of the reaction space such that the laminar flow includes a plurality of flow paths that provide different amounts of a fluid. The reaction chamber may include a reactor base and a reactor cover detachable from each other; and a driver configured to independently adjust at least three portions of the reactor base to provide a substantially perfect seal to the reactor space. | 05-28-2009 |