Young Mok
Young Mok Kim, Seoul KR
Patent application number | Description | Published |
---|---|---|
20140055160 | APPARATUS AND METHOD FOR INSPECTION OF MARKING - An apparatus and method for inspecting whether marking of a target chip in a wafer has been performed normally are provided. The apparatus includes a voltage application detector which detects application of a voltage to an external circuit, an image pickup unit which captures an image, and a controller which controls the image pickup unit to capture an image at at least one predetermined point when the application of the voltage is detected by the voltage application detector and determines whether the marking of the target chip has been performed normally based on the captured image. Accordingly, extra time is not required to inspect whether the marking of the target chip in the wafer has been performed normally and the inspection is performed without using a prober operation program. | 02-27-2014 |
20150044316 | METHOD FOR PREPARING A PURIFIED EXTRACT OF LONICERA JAPONICA THUNBERG AND THE COMPOSITION COMPRISING THE SAME FOR PREVENTING AND TREATING SEPSIS AND SEPTIC SHOCK - The present invention relates to a method for preparing a purified extract of | 02-12-2015 |
20150125956 | COMPOSITION FOR MATURING DENDRITIC CELLS, AND METHOD FOR PREPARING ANTIGEN-SPECIFIC DENDRITIC CELLS USING SAME - The present invention relates to a composition for maturing dendritic cells, comprising, as a maturation-promoting factor, Interleukin-1β (IL-1β), Interleukin-6 (IL-6), Tumor necrosis factor-α (TNF-α), Interferon-γ (IFN-γ), Prostaglandin E2 (PGE2), Picibanil (OK432) and/or Poly IC. The composition for maturing dendritic cells of the present invention may have the effects of not only improving the ability of dendritic cells to induce an immune response, but also of decreasing the antigen non-specific immune response of dendritic cells and increasing antigen-specific immune response of dendritic cells, thus maximizing the effects of immunotherapy. | 05-07-2015 |
Young Mok Park, Daejeon-Shi KR
Patent application number | Description | Published |
---|---|---|
20090138206 | SYSTEM OF ANALYZING PROTEIN MODIFICATION WITH ITS BAND POSITION OF ONE-DIMENSIONAL GEL BY THE MASS SPECTRAL DATA ANALYSIS AND THE METHOD OF ANALYZING PROTEIN MODIFICATION USING THEREOF - The present invention relates to a method of analyzing protein modification. The method of invention for analyzing protein distribution and characteristics on one-dimensional gel provides the way to analyze proteins of samples on one-dimensional gel quantitatively and provides information on interactions among proteins and further can be effectively used for the development of a novel diagnostic and therapeutic method for a disease by screening a disease marker protein. | 05-28-2009 |
Young Mok Song, Seoul KR
Patent application number | Description | Published |
---|---|---|
20140218378 | SYSTEM ON CHIP FOR UPDATING PARTIAL FRAME OF IMAGE AND METHOD OF OPERATING THE SAME - A system on chip (SoC) and a method of operating the same are provided. The SoC includes a central processing unit (CPU) controlling a memory operation and a display operation on a current frame of an image based on generation of the image and an interrupt signal; an image generator requesting data of the current frame from a memory according to control of the CPU; a UD unit determining whether the current frame is updated, detecting whether an update region is a partial frame based on virtual addresses included in a request of the image generator, and outputting the interrupt signal corresponding to the update region to the CPU; a memory controller storing the update region in the memory according to the control of the CPU; and a display controller accessing the memory and outputting the update region to a display device according to the control of the CPU. | 08-07-2014 |
Young Mok Yoo, Geoje KR
Patent application number | Description | Published |
---|---|---|
20150197318 | FLOATING TYPE STRUCTURE - There is provided a floating structure. The floating structure according to the present invention comprises a main body including leg wells; legs penetrating the leg wells and having cords and racks; a unit installation means positioned in the main body as surroundings of the leg wells. According to the present invention, a jacking unit is installed in the main body by the unit installation means. | 07-16-2015 |
Young-Mok Kim, Yongin-Si KR
Patent application number | Description | Published |
---|---|---|
20110109828 | RECESSED CHANNEL TRANSISTOR DEVICES, DISPLAY APPARATUSES INCLUDING RECESSED CHANNEL TRANSISTOR DEVICES, AND METHODS OF FABRICATING RECESSED CHANNEL TRANSISTOR DEVICES - Recessed channel transistor (RCT) devices, methods of manufacturing the RCT devices, and a display apparatuses including the RCT devices. A RCT device includes a substrate, a first trench in the substrate and having a first width; a first gate insulating layer on an inner wall of the first trench; a first recess gate on the first gate insulating layer and having a groove in a center portion of an upper surface of the first recess gate; and a source and drain in the substrate on both sides of the first recess gate. | 05-12-2011 |
Young-Mok Kim, Suwon-Si KR
Patent application number | Description | Published |
---|---|---|
20100197090 | Method of fabricating semiconductor device having transistor - Provided is a method of fabricating a semiconductor device having a transistor. The method includes forming a first gate trench in a first active region of a semiconductor substrate. A first gate layer partially filling the first gate trench is formed. Ions may be implanted in the first gate layer and in the first active region on both sides of the first gate layer such that the first gate layer becomes a first gate electrode of a first conductivity type and first impurity regions of the first conductivity type are formed on both sides of the first gate electrode. | 08-05-2010 |
20100207204 | Semiconductor device and method of fabricating the same - A semiconductor device comprises a recessed trench in a substrate, a gate insulating layer including a first portion and a second portion, the first portion having a first thickness and covering lower portions of sidewalls of the recessed trench and a bottom surface of the recessed trench, and the second portion having a second thickness and covering upper portions of the sidewalls of the recessed trench, the second thickness being greater than the first thickness, a gate electrode filling the recessed trench, a first impurity region having a first concentration and disposed at opposing sides of the gate electrode, and a second impurity region having a second concentration greater than the first concentration and disposed on the first impurity region to correspond to the second portion of the gate insulating layer. | 08-19-2010 |
20110278662 | SEMICONDUCTOR DEVICE INCLUDING RECESSED CHANNEL TRANSISTOR AND METHOD OF MANUFACTURING THE SAME - A semiconductor device including a recessed channel transistor, and a method of manufacturing the same, provide: a substrate in which an isolation trench is provided; an isolation layer provided in the isolation trench so as to define a pair of source/drain regions in the substrate; a gate pattern provided in the isolation trench between the pair of source/drain regions, the gate pattern having a top surface at a same level as a top surface of the isolation layer and having a bottom surface at a lower depth than the pair of source/drain regions with respect to a top surface of the substrate; and a gate insulating layer provided between the substrate and the gate pattern at a bottom surface of the isolation trench. | 11-17-2011 |
Young-Mok Park, Asan-Si KR
Patent application number | Description | Published |
---|---|---|
20150277173 | TILED DISPLAY AND BEZELLESS LIQUID CRYSTAL DISPLAY APPARATUS - A tiled display includes a plurality of bezelless liquid crystal display (LCD) panels in which pixels are exposed from at least one of a top side, a bottom side, a left side, and a right side thereof; at least one backlight unit disposed below the plurality of bezelless LCD panels and configured to emit light. The plurality of bezelless LCD panels are disposed such that sides from which the pixels are exposed are connected to each other, the backlight unit comprises a plurality of light emitting diodes (LEDs) configured to emit the light to the bezelless LCD panel, and the plurality of LEDs are disposed at equal intervals below the plurality of bezelless LCD panels including a portion where the plurality of bezelless LCD panels are connected to each other. | 10-01-2015 |