Yen-Yu
Yen-Yu Chou, Yonghe City TW
Patent application number | Description | Published |
---|---|---|
20090281465 | REHABILITATION AND TRAINING APPARATUS AND METHOD OF CONTROLLING THE SAME - A rehabilitation and training apparatus is built based on the empirical law by introducing physical therapists' experiences into the apparatus to simulate the therapy with hands in the course of rehabilitation. The apparatus includes a multi-axis robotic arm, and a high-precision control system. The control system provides three operating modes, including an active, a passive, and an auxiliary mode; receives and computes information about a patient's movements and produced force detected by potentiometers and force sensors provided in the multi-axis robotic arm; and accordingly, drives actuators to apply an aiding force or a resisting force to assist the patient in completing and repeating rehabilitation exercises. The apparatus also includes a humanized operating interface, via which a doctor or a physical therapist may obtain related rehabilitation data for assessment and adjustment of rehabilitation therapeutic courses. A method of controlling the apparatus is also provided. | 11-12-2009 |
20130060171 | REHABILITATION AND TRAINING APPARATUS AND METHOD OF CONTROLLING THE SAME - A rehabilitation and training apparatus is built based on the empirical law by introducing physical therapists' experiences into the apparatus to simulate therapy with hands in the course of rehabilitation. The apparatus includes a multi-axis robotic arm having first to eighth arm segments, and a high-precision control system for controlling movements of the multi-axis robotic arm. The control system provides an active, a passive and an auxiliary mode; receives and computes information about a patient's movements and muscle force detected by potentiometers and force sensors provided in the multi-axis robotic arm; and accordingly, drives actuators to apply an aiding force or a resisting force to assist the patient in completing rehabilitation exercises. The apparatus also includes a humanized operating interface, via which a doctor or a physical therapist may obtain related rehabilitation data for assessment and adjustment of rehabilitation therapeutic courses. A method of controlling the apparatus is introduced. | 03-07-2013 |
Yen-Yu Chou, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20140133225 | DATA COMPENSATING METHOD FOR FLASH MEMORY - A data compensating method for a flash memory is provided. Firstly, a first threshold voltage distribution curve of the cells of the flash memory with a first storing state is acquired. Then, a second threshold voltage distribution curve of the cells of the flash memory with a second storing state is acquired. Then, a first occurrence probability of a first type ICI pattern of the first storing state is calculated according to a statistic voltage range and the first threshold voltage distribution curve. A second occurrence probability of the first type ICI pattern of the second storing state is acquired according to the statistic voltage range and the second threshold voltage distribution curve. During a read cycle, storing states of central cells corresponding to the first type ICI pattern are compensated according to the first occurrence probability and the second occurrence probability. | 05-15-2014 |
20140136924 | METHOD AND SYSTEM FOR DETERMINING STORING STATE OF FLASH MEMORY - A method for determining a storing state of a flash memory is provided. The method includes the following steps. Firstly, plural first specific cell patterns are programmed into the flash memory. Then, plural second specific cell patterns are programmed into the flash memory. Then, a slicing voltage is adjusted to allow a distinguishable error percentage to be lower than a predetermined value. Afterwards, a first storing state and a second storing state of other cells of the flash memory are distinguished from each other according to the adjusted slicing voltage. | 05-15-2014 |
Yen-Yu Hou, Tainan City TW
Patent application number | Description | Published |
---|---|---|
20160115572 | COMPOSITE POWDER OF CARBIDE/BLENDING METAL - A composite powder is provided. The composite powder comprises 80-97 wt % of carbide and 3-20 wt % of blending metal powder comprising cobalt and a first metal powder, wherein the first metal powder is formed of one of aluminum, titanium, iron, nickel, or a combination thereof, and the amount of cobalt is 90-99% of total blending metal powder. | 04-28-2016 |
Yen-Yu Huang, Bade City TW
Patent application number | Description | Published |
---|---|---|
20130302560 | GLASS SUBSTRATE STACKING STRUCTURE, DEVICE AND METHOD FOR FILM COATING PROCESS - The present invention provides a glass substrate stacking structure, a glass substrate stacking device, and a method for forming the glass substrate stacking structure, which are particularly suitable for a film coating process to a glass substrate of a TFT-LCD panel. The glass substrate stacking structure includes a first glass substrate and a second glass substrate. The second glass substrate is disposed under the first glass substrate and has air holes. By pumping and blowing air through the air holes, the first glass substrate and the second glass substrate can be adhered to and separated from each other. The present invention also provides a method and a device for stacking the glass substrate stacking structure mentioned above. | 11-14-2013 |
20160079285 | DOUBLE THIN FILM TRANSISTOR AND METHOD OF MANUFACTURING THE SAME - A double thin film transistor includes a first semiconductor layer, a gate, a second semiconductor layer, a first insulating layer, a second insulating layer, a first source, a first drain, a second source and a second drain. The first semiconductor layer is disposed over a substrate. The gate is disposed over the first semiconductor layer. The second semiconductor layer is disposed over the gate, and the first and second semiconductor layers are the same conductive type. The first insulating layer is disposed between the first semiconductor layer and the gate. The second insulating layer is disposed between the gate and the second semiconductor layer. The first source and the first drain are disposed between the substrate and the second insulating layer. The second source and the second drain are disposed over the second insulating layer. | 03-17-2016 |
Yen-Yu Huang, Taipei TW
Patent application number | Description | Published |
---|---|---|
20100327725 | Light-Emitting Diode (LED) Lamp and Polygonal Heat-Dissipation Structure Thereof - A light-emitting diode (LED) lamp and a polygonal heat-dissipation structure thereof are provided. The LED lamp includes a polygonal heat-dissipation unit and a lighting module. The polygonal heat-dissipation unit has a polygonal hollow column and fins. The fins and the lighting module are thermally disposed on an inner surface and an outer surface of the polygonal hollow column, respectively. Thus, heat generated by the lighting module is dissipated by the fins rapidly. As the fins are thermally disposed on the inner surface of the polygon hollow column instead of being exposed, the volume of the LED lamp can be minimized, and the look of the LED lamp also can be prettified. | 12-30-2010 |
Yen-Yu Huang, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100172131 | LED street lamp - A light-emitting diode (LED) street lamp is applicable for street lighting. The LED street lamp includes a casing, an LED module, and a heat dissipation module. The LED module and the heat dissipation module are arranged inside the casing. The LED module includes a frame, a circuit board carrying a plurality of LEDs, and a light regulation mechanism. The frame and the circuit board are set opposing each other with the light regulation mechanism arranged therebetween to interfere with emission light from the LEDs. The emission light, after being interfered with, is projected outside the casing to realize lighting. The heat dissipation module is in physical engagement with the LED module to remove heat generated by the LEDs. As such, the LED street lamp is provided with a broader range of illumination angle and more uniform brightness, so that the same LED street lamp is applicable to various sites and the heat generated by the LEDs can be efficiently dissipated. | 07-08-2010 |
Yen-Yu Huang, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20090015764 | MULTI-DOMAIN VERTICAL ALIGNMENT LIQUID CRYSTAL DISPLAY PANEL - A multi-domain vertical alignment liquid crystal display (MVA-LCD) panel including an active device array substrate, a color filter substrate and a liquid crystal layer is provided. The active device array substrate has pixel units. Moreover, the color filter substrate includes a substrate and color filter units. The color filter units are disposed on the substrate. Additionally, the liquid crystal layer is disposed between the active device array substrate and the color filter substrate. The liquid crystal layer above each of the pixel units has domain sets of different alignments. | 01-15-2009 |
20150028420 | THIN FILM TRANSISTOR AND METHOD FOR FABRICATING THE SAME - The present provides a method for fabricating a thin film transistor including following steps. A substrate is provided. A gate is formed above the substrate. A first source is formed above the substrate. A channel is formed, in which one end of the channel contacts with the first source. A stop layer covering the one end of the channel and exposing another end of the channel is formed. A drain connected with the other end of the channel is formed. Moreover, the present invention also provides a thin film transistor fabricated by the method. | 01-29-2015 |
20150325700 | THIN FILM TRANSISTOR AND PIXEL STRUCTURE - A thin film transistor disposed above a carrying surface of a substrate is provided. The thin film transistor includes a gate, a first insulation layer, a channel, a source, a second insulation layer and a drain. The gate and the channel are overlapped with each other in a normal direction of the carrying surface. The first insulation layer is disposed between the channel and the gate. The source covers a portion of the channel and is electrically connected to the portion of the channel. The channel is located between the source and the first insulation layer in the normal direction. The source is disposed between the second insulation layer and the channel. The second insulation layer has a first hole exposing another portion of the channel. The drain is filled in the first hole and electrically connected to the another portion of the channel. Moreover, a pixel structure is provided. | 11-12-2015 |
20150325706 | THIN FILM TRANSISTOR AND PIXEL STRUCTURE - A thin film transistor including a gate, a channel, a stopper layer, a source and a drain is provided. The channel and the gate are overlapped. The stopper layer covers a portion of the channel and has a ring-shape hole exposing two opposite connecting portions of the channel. A portion of the stopper layer is disposed between the source and the channel and between the drain and the channel. The source and the drain are filled in the ring-shape hole of the stopper layer and electrically connected to the connecting portions of the channel. Moreover, a pixel structure including the thin film transistor is provided. | 11-12-2015 |
20150364596 | THIN FILM TRANSISTOR - A thin film transistor disposed on a substrate is provided. The thin film transistor includes a channel, a gate, a source, a drain and an etching stop layer. The channel is disposed above the substrate and is located between the etching stop layer and the source. The gate is disposed on the substrate and overlapped with the channel. The source is disposed between the channel and the substrate and electrically connected to the channel. The channel is disposed between the drain and the substrate. The etching stop layer is disposed between the drain and the channel and has a first through hole exposing a portion of the channel. The drain is filled in the first through hole of the etching stop layer and is electrically connected to the channel. The drain covers the channel completely. | 12-17-2015 |
20160027873 | THIN FILM TRANSISTOR - The thin film transistor includes a gate, a gate insulating layer, a semiconductor layer, and a source and a drain. The gate insulating layer covers the gate. The semiconductor layer is located on the gate insulating layer which is disposed above the gate. The source and the drain are disposed above the gate insulating layer and are electrically connected to the semiconductor layer, respectively. The source and the drain are respectively located in different layers. A first contact resistance is existed between the semiconductor layer and the source, a second contact resistance is existed between the semiconductor layer and the drain, and. the first contact resistance is less than the second contact resistance. | 01-28-2016 |
Yen-Yu Huang, Taoyuan City TW
Patent application number | Description | Published |
---|---|---|
20160118504 | THIN FILM TRANSISTOR - A thin film transistor disposed on a substrate, includes a gate, a gate insulation layer, a first source/drain, a semiconductor layer and a second source/drain. The gate is disposed on the substrate. The gate insulation layer covers the gate and the substrate. The first source/drain is disposed on the gate insulation layer. The semiconductor layer is disposed above the gate, extends from the gate insulation layer to the first source/drain, and includes a first portion disposed on the first source/drain and a second portion connected to the first portion. An electrical conductivity of the first portion is higher than that of the second portion. The second source/drain covers and is in contact with the second portion. A manufacturing method of thin film transistor is further provided. | 04-28-2016 |
Yen-Yu Lee, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20150042554 | METHOD FOR ADJUSTING SCREEN DISPLAYING MODE AND ELECTRONIC DEVICE - A method for adjusting screen displaying mode and an electronic device suitable for the method are provided; the electronic device has a body sensor. The method includes: determining whether the body sensor has detected a body contact; when the body contact is detected by the body sensor, not adjusting a screen displaying mode of the electronic device; when the body contact is not detected by the body sensor, determining whether to adjust the screen displaying mode of the electronic device according to a tilt status of the electronic device. | 02-12-2015 |
Yen-Yu Lin, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20150308741 | POWDER HEATING ASSEMBLY AND HEATING MODULE OF RAPID PROTOTYPING APPARATUS - A powder heating assembly of a rapid prototyping apparatus includes a powder feeder and a heating module. The powder feeder includes an accommodation space and a powder falling port in communication with the accommodation space. The heating module is disposed under the powder feeder, and includes a thermally conductive cap and a heat conduction structure. The powder falling port is capped by the thermally conductive cap. The thermally conductive cap includes a powder exhaust port. The powder exhaust port is in communication with the powder falling port. The heat conduction structure is arranged between the accommodation space of the powder feeder and the thermally conductive cap and includes a heater. The heat generated by the heater is transferred to the construction powder within the powder feeder to preheat the construction powder, remove the moisture contained in the construction powder and dry the construction powder. | 10-29-2015 |
Yen-Yu Lin, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20090058864 | METHOD AND SYSTEM FOR GRAPHICS PROCESSING - A graphics processing system is provided. The graphics processing system comprises a display unit, a frame buffer, an interface, and a controller. The frame buffer, defined by an initial pointer and a boundary pointer first image data in the frame buffer, stores first image data corresponding to a first image area displayed on the display unit. The interface receives a scrolling request directing the first image to scroll in a vertical and/or horizontal direction. The controller determines a reading pointer of the frame buffer according to the initial and boundary pointers and the scrolling request, loads new image data into a memory location at which a particular part of the first image data is stored. The new image data is loaded in a memory location in which an image area not included in the first image area after the scrolling is stored, retrieves the remaining first image data and the new image data beginning from the reading pointer, and directs the display unit to display the retrieved image data in sequence on a viewable image area thereof. | 03-05-2009 |
Yen-Yu Lin, Hsinchu Country TW
Patent application number | Description | Published |
---|---|---|
20080201528 | MEMORY ACCESS SYSTEMS FOR CONFIGURING WAYS AS CACHE OR DIRECTLY ADDRESSABLE MEMORY - A memory system is provided. A processor provides a data access address. A memory device includes a predetermined number of ways. The processor selectively configures a selected number less than or equal to the predetermined number of the ways as cache memory belonging to a cacheable region, and configures remaining ways as directly addressable memory belonging to a directly addressable region by memory configuration information. A memory controller determines the data access address corresponding to the cacheable region or the directly addressable region, selects only the way in the directly addressable region corresponding to the data access address when the data access address corresponds to the directly addressable region, and selects only the way(s) belonging to the cacheable region when the data access address corresponds to the cacheable region. A configuration controller monitors the status of the ways and adjusting the memory configuration information according to the status of the ways. | 08-21-2008 |
Yen-Yu Wu, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20160130336 | ANTI-VEGF ANTIBODIES AND USE THEREOF - An anti-VEGF antibody, or a binding fragment thereof, includes a heavy-chain variable region that comprises: (1) a CDRH1 sequence selected from SEQ ID NO: 17, 20, 23, 26, 29, 32, 35, or 38), (2) a CDRH2 sequence selected from SEQ ID NO:18, 21, 24, 27, 30, 33, 36, or 39, and (3) a CDRH3 sequence selected from SEQ ID NO:19, 22, 25, 28, 31, 34, 37, or 40; and a light-chain variable region that comprises: (1) a CDRL1 sequence selected from SEQ ID NO: 41, 44, 47, 50, 53, 56, 59, or 62, (2) a CDRL2 sequence selected from SEQ ID NO: 42, 45, 48, 51, 54, 57, 60, or 63, and (3) a CDRL3 sequence selected from SEQ ID NO: 43, 46, 49, 52, 55, 58, 61, or 64. A method for treating or preventing a VEGF-related disorder, e.g., diabetic retinopathy, age-related macular degeneration, or cancer, uses the antibodies. | 05-12-2016 |