Yan Huo
Yan Huo, Shenzhen CN
Patent application number | Description | Published |
---|---|---|
20090296815 | METHOD AND APPARATUS OF DE-INTERLACING VIDEO - Methods of decoding video bitstreams and related devices are disclosed. The claimed methods include reconstructing video frames from a video bitstream | 12-03-2009 |
20100135588 | METHOD AND APPARATUS FOR SUBPIXEL-BASED DOWN-SAMPLING - This invention relates to method and apparatus for subpixel-based down-sampling. This invention implements an adaptive filter | 06-03-2010 |
20100328539 | METHOD AND APPARATUS FOR MEMORY REUSE IN IMAGE PROCESSING - This invention relates to a method of reusing data in memory for motion estimation. Only additional data is required to prepare reference block so as to reduce the data transfer to the memory. The additional data will be arranged with the existing data in the memory to provide the reference block. Then the data in the memory is read in a specific way to retrieve the reference block. Using this invention, the bandwidth requirement and internal memory can be greatly reduced without any additional logic operation. | 12-30-2010 |
20100329341 | METHOD AND APPARATUS FOR CODING MODE SELECTION - Method and apparatus for providing a fast and accurate video coding process are disclosed. After checking the coding history of certain coded video frame units of a video, the order of the inter prediction and the intra prediction is adaptively exchanged for each coding video frame unit of an inter frame. Furthermore, the computations for coding modes in the latter part of the computation order are selectively skipped so as to speed up the coding process without degrading the video quality. | 12-30-2010 |
20110090965 | Generation of Synchronized Bidirectional Frames and Uses Thereof - A digital video processing method implementable on an apparatus, comprising performing on a reconstructed digital video frame, by a processor, a transform | 04-21-2011 |
20110142136 | METHOD AND APPARATUS FOR IMPROVING VIDEO QUALITY - The present invention relates to method and apparatus for improving video quality. The present invention provides a unified loop filter including: a pixel determining unit which determines the type of a pixel based on boundary strength; a similarity transforming unit which transforms a nonlinear filter into a nonlinear similarity-ordered statistics filter; and an integrating unit which integrates the nonlinear similarity-ordered statistics filter with a linear image filtering portion. The unified loop filter is applicable to filter reconstructed frames when an encoder or a decoder is processing a video signal. | 06-16-2011 |
20140003741 | SCALE CHANGING DETECTION AND SCALING RATIO DETERMINATION BY USING MOTION INFORMATION | 01-02-2014 |
Yan Huo, Shekou CN
Patent application number | Description | Published |
---|---|---|
20100220786 | METHOD AND APPARATUS FOR MULTIPLE REFERENCE PICTURE MOTION ESTIMATION - The claimed invention relates to efficient use of data for multiple reference picture motion estimation. Multiple reference picture motion estimation involves a large amount of data due to the processing of multiple reference pictures. The claimed invention discloses a method | 09-02-2010 |
Yan Huo, Shenzhen Guangdong CN
Patent application number | Description | Published |
---|---|---|
20100110287 | METHOD AND APPARATUS FOR MODELING FILM GRAIN NOISE - This invention relates to a method and system for modeling film grain noise. The film grain noise as modeled is applied to a video signal. Both the signal-dependent aspect | 05-06-2010 |
Yan Huo, Hong Kong CN
Patent application number | Description | Published |
---|---|---|
20090141796 | METHOD AND DEVICE FOR ORDER-16 INTEGER TRANSFORM FROM ORDER-8 INTEGER COSINE TRANSFORM - The invention is used in video coding. Systems, apparatuses and methods for processing an order-16 integer transform from an order-8 transform are provided. The order-16 transform method involves expanding an order-8 transform by generating an order-16 integer matrix and a scaling matrix. | 06-04-2009 |
Yan Huo, Songjiang CN
Patent application number | Description | Published |
---|---|---|
20130221507 | ALUMINUM ALLOY LEAD-FRAME AND ITS USE IN FABRICATION OF POWER SEMICONDUCTOR PACKAGE - A semiconductor package is provided with an Aluminum alloy lead-frame without noble metal plated on the Aluminum base lead-frame. Aluminum alloy material with proper alloy composition and ratio for making an aluminum alloy lead-frame is provided. The aluminum alloy lead-frame is electroplated with a first metal electroplating layer, a second electroplating layer and a third electroplating layer in a sequence. The lead-frame electroplated with the first, second and third metal electroplating layers is then used in the fabrication process of a power semiconductor package including chip connecting, wire bonding, and plastic molding. After the molding process, the area of the lead-frame not covered by the molding compound is electroplated with a fourth metal electroplating layer that is not easy to be oxidized when exposing to air. | 08-29-2013 |
Yan Huo, Shanghai CN
Patent application number | Description | Published |
---|---|---|
20140264802 | Semiconductor Device with Thick Bottom Metal and Preparation Method Thereof - A semiconductor device with thick bottom metal comprises a semiconductor chip covered with a top plastic package layer at its front surface and a back metal layer at its back surface, the top plastic package layer surrounds sidewalls of the metal bumps with a top surface of the metal bumps exposing from the top plastic package layer, a die paddle for the semiconductor chip to mount thereon and a plastic package body. | 09-18-2014 |
20140361420 | HYBRID PACKAGING MULTI-CHIP SEMICONDUCTOR DEVICE AND PREPARATION METHOD THEREOF - A hybrid packaging multi-chip semiconductor device comprises a lead frame unit, a first semiconductor chip, a second semiconductor chip, a first interconnecting structure and a second interconnecting structure, wherein the first semiconductor chip is attached on a first die paddle and the second semiconductor chip is flipped and attached on a third pin and a second die paddle, the first interconnecting structure electrically connecting a first electrode at a front surface of the first semiconductor chip and a third electrode at a back surface of the second semiconductor chip and a second electrode at the front surface of the first semiconductor chip is electrically connected by second interconnecting structure. | 12-11-2014 |