# Xin Yuan

## Xin Yuan, Essex Junction, VT US

Patent application number | Description | Published |
---|---|---|

20100185997 | TECHNOLOGY MIGRATION FOR INTEGRATED CIRCUITS WITH RADICAL DESIGN RESTRICTIONS - A method, system and program product for migrating an integrated circuit (IC) design from a source technology without radical design restrictions (RDR) to a target technology with RDR, are disclosed. The invention implements a minimum layout perturbation approach that addresses the RDR requirements. The invention also solves the problem of inserting dummy shapes where required, and extending the lengths of the critical shapes and/or the dummy shapes to meet ‘edge coverage’ requirements. | 07-22-2010 |

## Xin Yuan, Roseville, CA US

Patent application number | Description | Published |
---|---|---|

20100153892 | METHODS TO OBTAIN A FEASIBLE INTEGER SOLUTION IN A HIERARCHICAL CIRCUIT LAYOUT OPTIMIZATION - An approach that obtains a feasible integer solution in a hierarchical circuit layout optimization is described. In one embodiment, a hierarchical circuit layout and ground rule files are received as input. Constraints in the hierarchical circuit layout are represented as an original integer linear programming problem. A relaxed linear programming problem is derived from the original integer linear programming problem by relaxing integer constraints and using relaxation variables on infeasible constraints. The relaxed linear programming problem is solved to obtain a linear programming solution. Variables are then clustered, and at least one variable from each cluster is rounded to an integer value according to the linear programming solution. Next, it is determined whether all the variables are rounded to integer values. Unrounded variables are iterated back through the deriving of the integer linear programming problem, solving of the relaxed linear programming problem, and rounding of a subset of variables. A modified hierarchical circuit layout is generated in response to a determination that all the variables are rounded to integer values. | 06-17-2010 |

20110265055 | HANDLING TWO-DIMENSIONAL CONSTRAINTS IN INTEGRATED CIRCUIT LAYOUT - A computer-implemented method for handling a plurality of constraints in layout optimization for an integrated circuit (IC) layout is disclosed. In one embodiment, the method includes building a graph representing the plurality of constraints; marking two-dimensional constraints in the plurality of constraints; generating two-dimensional clusters including groups of the two-dimensional constraints; handling at least one of the two-dimensional clusters, the handling including finding a solution for the two-dimensional constraints in the at least one two-dimensional cluster; repeating the handling for any unprocessed two-dimensional clusters until all of the two-dimensional clusters are handled; and adopting the solution for each of the two-dimensional clusters to solve at least a portion of the plurality of constraints including the two-dimensional clusters. | 10-27-2011 |

20120311517 | PARALLEL SOLVING OF LAYOUT OPTIMIZATION - Solutions for optimizing an integrated circuit layout for implementation in an integrated circuit are disclosed. In one embodiment, a computer-implemented method is disclosed including: obtaining a plurality of hierarchical constraints in mathematical form, the plurality of hierarchical constraints defining a first integrated circuit layout; partitioning the plurality of hierarchical constraints into groups according to one or more partitioning rules; determining whether a boundary condition exists between two of the groups, and distributing a slack or a gap between the two of the groups in the case that the boundary condition exists; creating a plurality of integer linear programming problems associated with each of the groups; determining a solution for each of the plurality of integer linear programming problems; and integrating each solution together to form a second integrated circuit layout. | 12-06-2012 |

20140019931 | SYSTEMS AND METHODS FOR FIXING PIN MISMATCH IN LAYOUT MIGRATION - Approaches are provided for fixing pin mismatches from swapping library cells in layout migration. Specifically, a method is provided that includes collecting information about a first technology pin from a library cell in a first technology. The method further includes swapping the library cell in the first technology with a library cell in a second technology. The method further includes collecting information about a second technology pin from the library cell in the second technology. The method further includes building a pin-mapping table that is configured to map the first technology pin to the second technology pin. The method further includes scaling a layout from the first technology to the second technology. The method further includes modifying the layout based on the pin-mapping table to match the at least one first technology pin to the at least one second technology pin while satisfying ground rules of the second technology. | 01-16-2014 |

## Xin Yuan, Winnipeg CA

Patent application number | Description | Published |
---|---|---|

20100003263 | MONOCLONAL ANTIBODIES TO ANTHRAX PROTECTIVE ANTIGEN - The characterization and isolation of F20G75, F20G76 and F20G77, anti-PA monoclonal antibodies which also have neutralizing activities is described. The monoclonal antibodies may be used as a pharmaceutical composition for treating individuals suspected of or at risk of or having a | 01-07-2010 |

## Xin Yuan, Kunshan CN

Patent application number | Description | Published |
---|---|---|

20090280663 | ELECTRICAL CONNECTOR WITH IMPROVED CONTACTS - An electrical connector ( | 11-12-2009 |

20090280687 | ELECTRICAL CONNECTOR WITH TWO-PIECE CONFIGURED HOUSING - An electrical connector ( | 11-12-2009 |

## Xin Yuan, King Of Prussia, PA US

Patent application number | Description | Published |
---|---|---|

20090203012 | Metabolic Syndrome Genetics - A gene (and polymorphisms within it) was associated with multiple components of the metabolic syndrome. Methods of screening subjects to identify risk of metabolic syndrome and related conditions are described, as are methods of screening compounds to identify those that act on the gene product as a target for the treatment of these conditions. | 08-13-2009 |

## Xin Yuan, Williston, VT US

Patent application number | Description | Published |
---|---|---|

20080313577 | VLSI ARTWORK LEGALIZATION FOR HIERARCHICAL DESIGNS WITH MULTIPLE GRID CONSTRAINTS - A system and method are disclosed for legalizing a flat or hierarchical VLSI layout to meet multiple grid constraints and conventional ground rules. Given a set of ground rules with multiple grid constraints and a VLSI layout (either hierarchical or flat) which is layout-versus-schematic (LVS) correct but may not be ground rule correct, the system and method provide a legalized layout which meets the multiple grid constraints while maintaining LVS correctness and fixing the ground rule errors as much as possible with minimum layout perturbation from the input design. The system and method support multiple grid pitch constraints for hierarchical design, and provide for LVS correctness to be maintained while an on-grid solution possibly with some spacing violations. | 12-18-2008 |

20080313581 | INDEPENDENT MIGRATION OF HIERARCHICAL DESIGNS WITH METHODS OF FINDING AND FIXING OPENS DURING MIGRATION - Methods of independently migrating a hierarchical design are disclosed. A method for migrating a macro in an integrated circuit comprises: determining an interface strategy between a base cell in the macro and the macro, the base cell including an interface element involved in the interface strategy; migrating the base cell independently with respect to the macro based on the interface strategy; initially scaling the macro; swapping the migrated base cell into the macro; and legalizing content of the initially scaled macro. | 12-18-2008 |

20090031259 | OBTAINING A FEASIBLE INTEGER SOLUTION IN A HIERARCHICAL CIRCUIT LAYOUT OPTIMIZATION - An approach that obtains a feasible integer solution in a hierarchical circuit layout optimization is described. In one embodiment, a hierarchical circuit layout and ground rule files are received as input. Constraints in the hierarchical circuit layout are represented as an original integer linear programming problem. A relaxed linear programming problem is derived from the original integer linear programming problem by relaxing integer constraints and using relaxation variables on infeasible constraints. The relaxed linear programming problem is solved to obtain a linear programming solution. A subset of variables from the relaxed linear programming problem is rounded to integer values according to the linear programming solution. Next, it is determined whether all the variables are rounded to integer values. Unrounded variables are iterated back through the deriving of the integer linear programming problem, solving of the relaxed linear programming problem, and rounding of a subset of variables. A modified hierarchical circuit layout is generated in response to a determination that all the variables are rounded to integer values. | 01-29-2009 |

20090037850 | POLYGONAL AREA DESIGN RULE CORRECTION METHOD FOR VLSI LAYOUTS - A method of polygonal area design rule correction for use in an electronic design automation tool for governing integrated circuit (IC) design layouts using one-dimensional (1-D) optimization, with steps of analyzing IC design layout data to identify violating polygons, partitioning violating polygons into rectangles in a direction of optimization, formulating an area constraint for each violating polygon to formulate a global linear programming (LP) problem that includes each constraint for each violating polygon and solving the global LP problem to obtain a real-valued solution. A next LP problem is created for each area constraint, and solved. The creating a next and solving the next LP problem and solving are repeated until the last “next LP problem” is solved using constraints and objectives representing sums or differences of no more than two optimization variables. | 02-05-2009 |

20090037851 | CONTEXT AWARE SUB-CIRCUIT LAYOUT MODIFICATION - A method, system and program product for context aware sub-circuit layout modification are disclosed. The method may include defining at least one context for the sub-circuit for each circuit that uses the sub-circuit; in the case that a plurality of contexts are defined, minimizing a number of contexts for the sub-circuit by combining contexts into at least one stage; placing each stage into a staged layout; and modifying the sub-circuit by modifying the staged layout. | 02-05-2009 |

20090158223 | ADAPTIVE WEIGHTING METHOD FOR LAYOUT OPTIMIZATION WITH MULTIPLE PRIORITIES - An adaptive weighting method for layout optimization differentiates different priorities by assigning the weight of a higher priority (p | 06-18-2009 |

## Xin Yuan, North York CA

Patent application number | Description | Published |
---|---|---|

20080270153 | SERVICE ORIENTED ARCHITECTURE (SOA) LIFECYCLE MODEL MIGRATION - Embodiments of the present invention address deficiencies of the art in respect to SOA systems migration and provide a method, system and computer program product for SOA lifecycle model migration. In one embodiment of the invention, a method for migrating a process model in a monolithic application to an SOA lifecycle model in an SOA based system can be provided. The method can include selecting process steps implemented by code assets in a code base for the monolithic application, mapping the selected process steps to corresponding ones of the code assets, and determining entry and exit points in the code assets for establishing callbacks into services defining the SOA based system. Thereafter, callbacks to the determined entry and exit points can be established and the services can be deployed. | 10-30-2008 |

## Xin Yuan, Palo Alto, CA US

Patent application number | Description | Published |
---|---|---|

20140041625 | FIRING FRACTION MANAGEMENT IN SKIP FIRE ENGINE CONTROL - The described embodiments relate generally to skip fire control of internal combustion engines and particularly to mechanisms for determining a desired operational firing fraction. In some embodiments, a firing fraction determining unit is arranged to determine a firing fraction suitable for delivering a requested engine output. The firing fraction determining unit may utilize data structures such as lookup tables in the determination of the desired firing fraction. In one aspect the desired engine output and one or more operational power train parameters such as current engine speed, are used as indices to a lookup table used to select a desired firing fraction. In other embodiments, additional indices to the data structure may include any one of: transmission gear; manifold absolute pressure (MAP); manifold air temperature; a parameter indicative of mass air charge (MAC); cam position; cylinder torque output; maximum permissible manifold pressure; vehicle speed; and barometric pressure. | 02-13-2014 |

20140041626 | DRIVE TRAIN SLIP FOR VIBRATION MITIGATION DURING SKIP FIRE OPERATION - A variety of methods and devices for mitigating power train vibration during skip fire operation of an engine are described. In one aspect, the slip of a drive train component (such as a torque converter clutch) is based at least in part upon a skip fire characteristic (such as firing fraction, selected firing sequence/pattern, etc.) during skip fire operation of an engine. The modulation of the drive train component slip can also be varied as a function of one or more engine operating parameters such as engine speed and/or a parameter indicative of the output of fired cylinders (such as mass air charge). | 02-13-2014 |

20140041630 | SPLIT BANK AND MULTIMODE SKIP FIRE OPERATION - Various methods and arrangements for operating a skip fire engine control system are described. In one aspect of the invention, a distinct firing sequence is determined for each bank of working chambers that is used to operate the bank in a skip fire manner. Each firing sequence uses a different firing fraction. In another aspect of the invention, a determination is made as to whether a firing sequence should be dynamically generated or selected from a set of predefined firing sequences. | 02-13-2014 |

20140041641 | CONTROL OF MANIFOLD VACUUM IN SKIP FIRE OPERATION - A variety of methods and arrangements are described for selectively reducing intake manifold pressure in a skip fire engine control system. In some embodiments, a throttle is adjusted to generate a manifold vacuum, which is used for various applications, including but not limited to purging a fuel vapor canister, reducing pressure within a brake vacuum booster reservoir and/or venting gas from a crankcase interior. An engine firing fraction is increased to help maintain a desired torque level. Other techniques for reducing the intake manifold pressure are also described, such as applications involving a return to idle. | 02-13-2014 |

20140045652 | TRANSITORY TORQUE MODIFICATIONS USING SKIP FIRE CONTROL - Methods and devices are described that utilize skip fire techniques to rapidly meet requests for transitory changes in the output of an engine. Specifically, the fraction or percentage of the working cycles that are fired can be changed during a transitory event so that the engine delivers the desired transitory engine output. Once the transitory event is over, normal engine operation may be restored. The described techniques are useful in a variety of applications that require a relatively quick, but transitory, reduction in engine output to meet vehicle control requirements. One particularly useful application is during transmission shift events. Other representative applications include: loss of traction events, stability control events, wheel hop prevention events, etc. | 02-13-2014 |