Windler
Andrew Timm Windler, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20150257578 | BEVERAGE PRODUCTION MACHINES AND METHODS WITH RESTRICTORS - Machines and methods for preparing single-servings of a beverage. The machine can include a housing and a basket assembly positioned in the housing. The basket assembly defines a chamber capable of receiving a cartridge containing a beverage precursor. A screen having a plurality of openings can be positioned at a bottom portion of the chamber. A first plate having a single restricting orifice can be secured to the screen. | 09-17-2015 |
20150257585 | CARTRIDGE EJECTION SYSTEMS AND METHODS FOR SINGLE-SERVE BEVERAGE PRODUCTION MACHINES - Systems and methods for ejecting cartridges from single-serve beverage preparation machines are disclosed. In some embodiments, an ejection system is configured to facilitate ejection of the cartridge from a chamber in a rotatable basket unit. The ejection system can encourage the cartridge out of the chamber during the rotation of the basket unit, such as by force or gravity, by spring-loaded pins, or otherwise. | 09-17-2015 |
Peter Windler, Fort Collins, CO US
Patent application number | Description | Published |
---|---|---|
20080198916 | Low power decision feedback equalization (DFE) through applying DFE data to input data in a data latch - Low power decision feedback equalization (DFE) through applying DFE data to input data in a data latch is disclosed. In one embodiment, a decision feedback equalization (DFE) system to remove a post cursor intersymbol interference (ISI) through feeding back previous data scaled with adaptive weights to the DFE system, with each slice of the DFE system may include a first set of decision feedback digital to analog converters (DACs) to generate a first DFE data obtained through the feeding back the previous data scaled with the adaptive weights and a first data latch to generate an output data of the each slice through applying the first DFE data to an input data of the each slice in the first data latch to remove a first delay caused by performing the applying the first DFE data to the input data of the each slice outside of the first data latch. | 08-21-2008 |
20110286511 | DATA LATCH CIRCUIT AND METHOD OF A LOW POWER DECISION FEEDBACK EQUALIZATION (DFE) SYSTEM - Data latch circuit and method of low power decision feedback equalization (DFE) system is disclosed. In one embodiment, the data latch circuit of the of a decision feedback equalization (DFE) system includes a first parallel n-channel metal-oxide-semiconductor field-effect transistor (NMOS) pair to input a differential input voltage. The data latch circuit also includes a second parallel NMOS pair coupled to the first parallel NMOS pair to input a decision feedback equalization (DFE) voltage. The data latch circuit further includes a cross-coupled PMOS pair to generate a positive feedback to the first parallel NMOS pair and/or the second parallel NMOS pair. In addition, the data latch circuit includes a cross-coupled NMOS pair to escalate the positive feedback. Furthermore the data latch circuit includes a latching circuit to generate a signal data based on the sinking of a current at an input of the latching circuit and/or the positive feedback. | 11-24-2011 |
Peter J. Windler, Fort Collins, CA US
Patent application number | Description | Published |
---|---|---|
20120303327 | Systems and Methods for Pattern Detection - Various embodiments of the present invention provide systems and methods related to pattern detection. As an example, a system for sample selection is disclosed that includes a difference calculation circuit, a comparator circuit, and an output selector circuit. The difference calculation circuit is operable to calculate a first difference between a first value corresponding to a first digital sample and a second value corresponding to a second digital sample, and to calculate a second difference between a third value corresponding to a third digital sample and a fourth value corresponding to a fourth digital sample. The comparator circuit is operable to compare the first difference with the second difference to yield a comparison output. The output selector circuit is operable to select one of the second value and the fourth value as an output based at least upon the comparison output. | 11-29-2012 |
Peter John Windler, Fort Collins, CO US
Patent application number | Description | Published |
---|---|---|
20130314110 | Analog-to-Digital Converter With Power Supply-Based Reference - A measurement circuit is provided for measuring the resistance of a variable resistance element biased with an external voltage supply. The measurement circuit includes an analog-to-digital converter (ADC) and a reference generator connected with the ADC. The ADC is operative to receive a reference voltage and a first voltage developed across the variable resistance element, and to generate a digital output signal indicative of a relationship between the first voltage and the reference voltage. The reference generator is operative to generate the reference voltage as a function of the external voltage supply. | 11-28-2013 |