Wei-Ju
Wei-Ju Chen, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100050579 | Filter housing structure of projector - A filter housing structure adapted to a projector having a first encircled hook-and-loop fastening layer, a housing, a filtering layer, and a second encircled hook-and-loop fastening layer is provided. The first encircled hook-and-loop fastening layer is fixed on the casing of the projector and surrounds the openings arrayed on the casing. The housing has a central portion and a boundary portion. The central portion has a plurality of through holes thereon corresponding to the openings of the casing. The boundary portion surrounds the central portion and is corresponding to the first encircled hook-and-loop fastening layer. The filtering layer is assembled in the central portion and is disposed between the through holes and the openings for shielding the through holes. The second encircled hook-and-loop fastening layer is fixed on the boundary portion for fastening the housing to the first encircled hook-and-loop fastening layer. | 03-04-2010 |
20150051859 | ANALYTIC SYSTEM OF WAFER BIN MAP AND NON-TRANSITORY COMPUTER READABLE MEDIA THEREOF - The present invention relates to an analytic system of wafer bin map and a non-transitory computer readable media thereof. The analytic system of wafer bin map includes a wafer bin map input module, a wafer bin map database, a degeneration module, a standardization module, a coordinate transformation module, a defect density characterization module, a test of randomness module, a similarity comparison module, and a pattern evaluation module. | 02-19-2015 |
Wei-Ju Chen, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20120131398 | METHOD OF performing A CHIP BURN-IN SCANNING with increased EFFICIENCY - Utilize a pattern generator to write a predetermined logic voltage to each memory cell of a memory chip. Read a predetermined logic voltage stored in the memory cell. Compare the predetermined logic voltage stored in the memory cell with the predetermined logic voltage to determine if the memory cell is a good memory cell or not and store a determination result corresponding to the memory cell in a data latch of the memory chip. And determine if the memory chip is a good memory chip or not according to determination results of all memory cells of the memory chip stored in the data latch of the memory chip. | 05-24-2012 |
Wei-Ju Chen, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20120221839 | Memory Initialization method and Serial Peripheral Interface Using the Same - A memory initialization method for writing a system management firmware and a Basic Input/output system (BIOS) in a memory of an information system is disclosed. The memory initialization method includes writing the BIOS in the memory, arranging a Read-Only Memory (ROM) hole in the memory, and writing the system management firmware in the ROM hole. | 08-30-2012 |
Wei-Ju Liao, Taichung City TW
Patent application number | Description | Published |
---|---|---|
20140142521 | METHOD FOR ENZYMATIC TREATMENT, DEVICE AND KIT USED THE SAME - One embodiment provides a method for enzymatic treatment, including the steps of forming a closed space on a local tissue area with a device and infusing an enzyme solution into the closed space for enzymatic treatment. The method according to the embodiment is capable of treating the local tissue area with enzymes for enhancing cell proliferation in the treated tissue area and preventing damage of the adjacent normal tissues. A device and kit used for the method are also provided. | 05-22-2014 |
20140163587 | NERVE GUIDE CONDUIT - A nerve guide conduit comprising a first open cover, a second open cover and a connecting portion is provided. The first open cover has a first guiding recess, a first terminal surface and a second terminal surface opposite to the first terminal surface. The first guiding recess is extended to the second terminal surface from the first terminal surface. The second open cover has a second guiding recess, a third terminal surface and a fourth terminal surface opposite to the third terminal surface. The second guiding recess is extended to the fourth terminal surface from the third terminal surface. When the first open cover covers the second open cover, the first guiding recess and the second guiding recess together provide a nerve receiving space. The connecting portion connects the first open cover and the second open cover. | 06-12-2014 |
Wei-Ju Liao, Taipei TW
Patent application number | Description | Published |
---|---|---|
20140356856 | Method for Manufacturing and Using a Test Paper and Chemical Composition Thereof - A method for manufacturing a test paper is disclosed in the present invention, and at least comprises the following steps. First, a chemical precursor comprising at least a reducing agent is coated onto a substrate. The substrate is then dipped into a metal salt solution comprising a plurality of metal ions for a predetermined time to reduce the metal ions to form metal particles on the substrate. Finally, the substrate is taken out and dried to complete a manufacture of at least a test paper. In the meantime a method for using the test paper, and a chemical composition used in the abovementioned for manufacturing the test paper are also disclosed in the present invention. | 12-04-2014 |