Patent application number | Description | Published |
20130049774 | SURFACE CHARGE REDUCTION TECHNIQUE FOR CAPACITIVE SENSORS - A differential capacitive transducer system is disclosed that includes first and second capacitive cores and a chopping system. The first core a first input coupled to a first capacitor, a second input coupled to a second capacitor, and a first output. The second core includes a third input coupled to a third capacitor, a fourth input coupled to a fourth capacitor, and a second output. The chopping system has first and fourth inputs coupled to positive signals, and second and third inputs coupled to negative signals. As the chopping system switches between high and low states, it couples the core inputs to different polarity signals reducing charge buildup. The different polarity signals can have substantially same magnitudes. Chopper clock and main clock frequencies can be selected to provide substantially zero average voltages at the core inputs. The system can include an integrator circuit and differential summing circuits. | 02-28-2013 |
20130049775 | SURFACE CHARGE REDUCTION TECHNIQUE FOR CAPACITIVE SENSORS - A differential capacitive transducer system is disclosed that includes first and second capacitive cores and a chopping system. The first core a first input coupled to a first capacitor, a second input coupled to a second capacitor, and a first output. The second core includes a third input coupled to a third capacitor, a fourth input coupled to a fourth capacitor, and a second output. The chopping system has first and fourth inputs coupled to positive signals, and second and third inputs coupled to negative signals. As the chopping system switches between high and low states, it couples the core inputs to different polarity signals reducing charge buildup. The different polarity signals can have substantially same magnitudes. Chopper clock and main clock frequencies can be selected to provide substantially zero average voltages at the core inputs. The system can include an integrator circuit and differential summing circuits. | 02-28-2013 |
20130049776 | READOUT CIRCUIT FOR SELF-BALANCING CAPACITOR BRIDGE - A capacitive transducer and a readout circuit for processing a signal from a capacitive transducer. The readout circuit includes a high gain circuit element, two summing amplifiers and two feedback path. The high gain circuit element generates an amplified transducer signal, and the summing amplifiers sum the amplified transducer signal with a positive reference voltage and the negative reference voltage, respectively, to generate a first summation signal and a second summation signal. The feedback paths feed back the summation signals to the transducer. Output circuitry generates an output signal based on the summation signals. The high gain circuit element can be a switched capacitor integrator. The output circuitry can generates the output signal based on the first and second summation signals. | 02-28-2013 |
20130055564 | LINEAR CAPACITANCE-TO-VOLTAGE CONVERTER USING A SINGLE AMPLIFIER FOR TRANSDUCER FRONT ENDS WITH CANCELLATION OF SPURIOUS FORCES CONTRIBUTED BY SENSOR CIRCUITRY - Capacitive transducer systems are disclosed that reduce nonlinearities due to feedthrough capacitances or residual electrostatic forces. The systems can include a core with a first input coupled to a first variable capacitor, a second input coupled to a second variable capacitor, and a core output coupled to a common node; an amplifier with input switchably coupled to common node and an output; a feedback path switchably coupling amplifier output to common node; and a main clock with first and second phases, that controls switches coupling system components. When clock is in first phase, first core input is coupled to reference voltage, second core input is coupled to negative reference voltage, and common node is coupled to amplifier output. When clock is in second phase, core inputs are grounded, and common node is coupled to amplifier input. The system can have single amplifier. Neutralization capacitor can cancel feedthrough and parasitic capacitances. | 03-07-2013 |
20130057301 | LINEAR CAPACITANCE-TO-VOLTAGE CONVERTER USING A SINGLE AMPLIFIER FOR ACCELEROMETER FRONT ENDS WITH CANCELLATION OF SPURIOUS FORCES CONTRIBUTED BY SENSOR CIRCUITRY - Capacitive transducer systems are disclosed that reduce nonlinearities due to feedthrough capacitances or residual electrostatic forces. The systems can include a core with a first input coupled to a first variable capacitor, a second input coupled to a second variable capacitor, and a core output coupled to a common node; an amplifier with input switchably coupled to common node and an output; a feedback path switchably coupling amplifier output to common node; and a main clock with first and second phases, that controls switches coupling system components. When clock is in first phase, first core input is coupled to reference voltage, second core input is coupled to negative reference voltage, and common node is coupled to amplifier output. When clock is in second phase, core inputs are grounded, and common node is coupled to amplifier input. The system can have single amplifier. Neutralization capacitor can cancel feedthrough and parasitic capacitances. | 03-07-2013 |
20130063165 | SCHEME TO ACHIEVE ROBUSTNESS TO ELECTROMAGNETIC INTERFERENCE IN INERTIAL SENSORS - A capacitive sensor system and method resistant to electromagnetic interference is disclosed. The system includes a capacitive core, differential amplifier with inverting and non-inverting inputs, capacitive paths, and chopping system. Core can include inputs and outputs coupled to variable capacitors, and common nodes coupling variable capacitors. Capacitive paths couple core outputs to amplifier inputs. When chopping system is high, one polarity voltage is applied to core inputs, a first core output is coupled to the inverting input and a second core output is coupled to the non-inverting input. When the chopping system is low, opposite polarity voltage is applied to core inputs, and core output to amplifier input couplings are flipped. Capacitive paths can include bond wires. Chopping system can be varied between high and low at frequencies that smear noise away from a frequency band of interest, or that smear noise substantially evenly across a wide frequency range. | 03-14-2013 |
20130063207 | SCHEME TO ACHIEVE ROBUSTNESS TO ELECTROMAGNETIC INTERFERENCE IN INERTIAL SENSORS - A capacitive sensor system and method resistant to electromagnetic interference is disclosed. The system includes a capacitive core, differential amplifier with inverting and non-inverting inputs, capacitive paths, and chopping system. Core can include inputs and outputs coupled to variable capacitors, and common nodes coupling variable capacitors. Capacitive paths couple core outputs to amplifier inputs. When chopping system is high, one polarity voltage is applied to core inputs, a first core output is coupled to the inverting input and a second core output is coupled to the non-inverting input. When the chopping system is low, opposite polarity voltage is applied to core inputs, and core output to amplifier input couplings are flipped. Capacitive paths can include bond wires. Chopping system can be varied between high and low at frequencies that smear noise away from a frequency band of interest, or that smear noise substantially evenly across a wide frequency range. | 03-14-2013 |
20130067984 | LINEARITY ENHANCEMENT OF CAPACITIVE TRANSDUCERS BY AUTO-CALIBRATION USING ON-CHIP NEUTRALIZATION CAPACITORS AND LINEAR ACTUATION - A system and method are disclosed for automatically calibrating capacitive transducers to neutralize feed-through capacitance using linear actuation. The method includes starting with an initial neutralization capacitance, applying no electrostatic force and two known electrostatic forces to a proof mass of the transducer, recording the transducer output changes due to the applied forces; and determining how to revise neutralization capacitance based on the changes. The method can use a binary search to find a final neutralization capacitance providing the best linearity. The method can include comparing the final linearity to a threshold linearity. The electrostatic forces can be applied using a charge control method where the electrostatic force is a linear function of the actuation duration. The linear actuation can be used for continuous self-test of capacitive sensors. | 03-21-2013 |
20130152663 | LINEARITY ENHANCEMENT OF CAPACITIVE TRANSDUCERS BY AUTO-CALIBRATION USING ON-CHIP NEUTRALIZATION CAPACITORS AND LINEAR ACTUATION - A system and method are disclosed for automatically calibrating capacitive transducers to neutralize feed-through capacitance using linear actuation. The method includes starting with an initial neutralization capacitance, applying no electrostatic force and two known electrostatic forces to a proof mass of the transducer, recording the transducer output changes due to the applied forces; and determining how to revise neutralization capacitance based on the changes. The method can use a binary search to find a final neutralization capacitance providing the best linearity. The method can include comparing the final linearity to a threshold linearity. The electrostatic forces can be applied using a charge control method where the electrostatic force is a linear function of the actuation duration. The linear actuation can be used for continuous self-test of capacitive sensors. | 06-20-2013 |