Tseng, Hsin-Chu
Bo-Shiang Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20140104547 | PIXEL STRUCTURE OF TRANSPARENT LIQUID CRYSTAL DISPLAY PANEL - A pixel structure of transparent LCD panel includes a pixel, a pixel electrode and liquid crystal molecules. The pixel consists of a first alignment region and a second alignment region having different aligning directions. The pixel electrode includes a main electrode disposed between the first alignment region and the second alignment region, and branch electrodes. The main electrode is a bar-shaped electrode. A portion of the branch electrodes are connected to one side of the main electrode and extending along a first direction to the first alignment region, another portion of the branch electrodes are connected to the other side of the main electrode and extending along a second direction to the second alignment region. The first direction and the second direction are opposite and parallel, the an included angle between the first direction and the gate line is between 45±10 degrees. | 04-17-2014 |
20140369072 | Transparent Display Apparatus - A transparent display apparatus is provided. The display apparatus includes a plurality of white sub-pixels and a plurality of color sub-pixels that are mixedly arranged. The display apparatus also includes a control module for controlling the white sub-pixels and the color sub-pixels. When the display apparatus is in a transparent mode, the control module reduces or stops light emitting from the color sub-pixels and allows at least a part of ambient light behind the white sub-pixels to emit from the white sub-pixels to achieve the see-through effect. When the display apparatus is in a display mode, the control module adjusts at least one of the white or color sub-pixels to ensure that light from the white sub-pixels is far less than light from the color sub-pixels. | 12-18-2014 |
Chao-Hung Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20100124605 | Mold and Method for Manufacturing the Same - A mold includes a substrate and a plurality of micro-structures. The micro-structures are disposed on the substrate. Each of the micro-structures includes a supporting layer and a convex top portion. The supporting layer is disposed on the substrate, wherein the material of the supporting layer is amorphous metal. The convex top portion is disposed on the supporting layer, wherein the material of the convex top portion is a thermoplastic polymer. | 05-20-2010 |
20110068249 | Mold and Method for Manufacturing the Same - A mold includes a substrate and a plurality of micro-structures. The micro-structures are disposed on the substrate. Each of the micro-structures includes a supporting layer and a convex top portion. The supporting layer is disposed on the substrate, wherein the material of the supporting layer is amorphous metal. The convex top portion is disposed on the supporting layer, wherein the material of the convex top portion is a thermoplastic polymer. | 03-24-2011 |
Cheng-Chieh Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20110121305 | THIN FILM TRANSISTOR DEVICE AND METHOD OF MAKING THE SAME - A thin film transistor device and method of making the same are provided. The thin film transistor device includes a crystalline semiconductor layer and a patterned heavily doped semiconductor layer. The patterned heavily doped semiconductor layer includes a first heavily doped semiconductor layer and a second heavily doped semiconductor layer. The first heavily doped semiconductor layer covers a first side surface and a portion of a top surface of the crystalline semiconductor layer; the second heavily doped semiconductor layer covers a second side surface and a portion of the top surface of the crystalline semiconductor layer. | 05-26-2011 |
20120235972 | ORGANIC LIGHT EMITTING DISPLAY HAVING THRESHOLD VOLTAGE COMPENSATION MECHANISM AND DRIVING METHOD THEREOF - An organic light emitting display (OLED) includes a voltage adjustment unit for adjusting a preliminary control voltage according to a second reference voltage, a couple unit for coupling a change of the preliminary control voltage to adjust a control voltage, a driving unit for providing a driving current and a driving voltage according to the control voltage, a first reset unit for resetting the driving voltage according to a first reference voltage, a second reset unit for resetting the control voltage according to the driving voltage, an organic light emitting diode for generating output light according to the driving current, and an emission enable unit for providing a control of furnishing the driving current to the organic light emitting diode. Through the circuit operation of the reset units and the voltage adjustment unit, occurrences of image retention phenomenon and pixel brightness distortion on the OLED screen can be avoided. | 09-20-2012 |
Chien-Chang Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20130127797 | GATE DRIVING CIRCUIT AND GATE DRIVING METHOD THEREOF - A gate driving circuit includes a shift register circuit and an auxiliary circuit which are disposed at different sides of a pixel array. The shift register circuit includes an (N−1)th shift register stage for generating an (N−1)th gate signal according to a first clock, an Nth shift register stage for generating an Nth gate signal according to a second clock, and an (N+1)th shift register stage for generating an (N+1)th gate signal according to a third clock. The auxiliary circuit includes a first transistor. The first transistor performs the signal voltage stabilization and level switching acceleration operations on the Nth gate signal according to the (N−1)th gate signal and the second clock. | 05-23-2013 |
20130173870 | BIDIRECTIONAL SHIFT REGISTER AND THE DRIVING METHOD THEREOF - A bidirectional shift register includes a first register circuit and a second register circuit. The first register circuit includes a first register stage and a first output buffer stage with n numbers of scanning signal output ends. The first register stage is electrically coupled to a third voltage source. The first output buffer stage is electrically coupled to a second voltage source and a first voltage source. The second register circuit has a similar circuit structure to the first register circuit; wherein the first register circuit and the second register circuit each use n+1 numbers clock signal lines, and the n is a positive integer. | 07-04-2013 |
20150332652 | GATE DRIVING CIRCUIT WITH AN AUXILIARY CIRCUIT FOR STABILIZING GATE SIGNALS - A gate driving circuit includes a shift register circuit and an auxiliary circuit which are disposed at different sides of a pixel array. The shift register circuit includes an (N−1)th shift register stage for generating an (N−1)th gate signal according to a first clock, an Nth shift register stage for generating an Nth gate signal according to a second clock, and an (N+1)th shift register stage for generating an (N+1)th gate signal according to a third clock. The auxiliary circuit includes a first transistor. The first transistor performs the signal voltage stabilization and level switching acceleration operations on the Nth gate signal according to the (N−1)th gate signal and the second clock. | 11-19-2015 |
Chien-Hsien Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20100320552 | CMOS Image Sensor - The present invention discloses a CMOS image sensor comprising: a substrate; a photo diode formed in the substrate; an interconnection formed on the substrate, wherein the portions of the interconnection are insulated from one another by a dielectric material; a light passage penetrating through at least part of the dielectric material; a micro lens above the light passage; and a color filter above the micro lens. | 12-23-2010 |
20110241152 | SENSOR ELEMENT ISOLATION IN A BACKSIDE ILLUMINATED IMAGE SENSOR - The present disclosure provides methods and apparatus for sensor element isolation in a backside illuminated image sensor. In one embodiment, a method of fabricating a semiconductor device includes providing a sensor layer having a frontside surface and a backside surface, forming a plurality of frontside trenches in the frontside surface of the sensor layer, and implanting oxygen into the sensor layer through the plurality of frontside trenches. The method further includes annealing the implanted oxygen to form a plurality of first silicon oxide blocks in the sensor layer, wherein each first silicon oxide block is disposed substantially adjacent a respective frontside trench to form an isolation feature. A semiconductor device fabricated by such a method is also disclosed. | 10-06-2011 |
20130320418 | Self-Aligned Implantation Process for Forming Junction Isolation Regions - A device includes a semiconductor substrate, a well region in the semiconductor substrate, and a Metal-Oxide-Semiconductor (MOS) device. The MOS device includes a gate dielectric overlapping the well region, a gate electrode over the gate dielectric, and a source/drain region in the well region. The source/drain region and the well region are of opposite conductivity types. An edge of the first source drain region facing away from the gate electrode is in contact with the well region to form a junction isolation. | 12-05-2013 |
20130320469 | Image Sensor with Low Step Height between Back-side Metal and Pixel Array - A CMOS image sensor and a method of forming are provided. The CMOS image sensor may include a device wafer. A conductive feature may be formed on a back-side surface of the device wafer. The device wafer may include a pixel formed therein. A passivation layer may be formed over the back-side surface of the device wafer and the conductive feature. A grid film may be formed over the passivation layer. The grid film may be patterned to accommodate a color filter. The grid film pattern may align the color filter to corresponding pixel in the device wafer. A portion of the grid film formed over the conductive feature may be reduced to be substantially planar with portions of the grid film adjacent to the conductive feature. The patterning and reducing may be performed according to etching processes, chemical mechanical processes, and combinations thereof. | 12-05-2013 |
Chih-Hsiang Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20150309371 | LIQUID CRYSTAL DISPLAY PANEL AND MANUFACTURING METHOD USING THE SAME - A method for manufacturing a liquid crystal display panel includes respectively forming two polymer layers on a first substrate and a second substrate. The two polymer layers are rubbed. A plurality of liquid crystal molecules and a plurality of monomers are provided between the first substrate and the second substrate, and the polymer layers are disposed facing the liquid crystal molecules and the monomers. The monomers are polymerized to form two polymer rubbing layers with the polymer layers. | 10-29-2015 |
Chih-Neng Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20120019785 | LIGHT SOURCE MODULE, PROJECTION APPARATUS, AND METHOD OF CONTROLLING THE SAME - A light source module, a projection apparatus, and a method of controlling the projection apparatus are provided. The projection apparatus has the light source module. The light source module has a first light source, a wavelength transforming unit, and a driver. The first light source generates a first light beam having a first wavelength according to a first pulse width modulation (PWM) signal. The wavelength transforming unit transforms the first light beam into a second light beam having a second wavelength. The driver drives the wavelength transforming unit, such that the first light beam irradiates a start position on the wavelength transforming unit when a rising edge of the first PWM signal is detected. The start position is determined by a controller. | 01-26-2012 |
20130083294 | ILLUMINATION SYSTEM AND PROJECTION APPARATUS - An illumination system is provided, including a blue incoherent light source, a coherent light source, a phosphor module and a beam combining unit. The blue incoherent light source is capable of emitting a blue incoherent light beam. The coherent light source is capable of emitting a coherent light beam. The phosphor module has a first color phosphor zone and a second color phosphor zone. The first color phosphor zone and the second color phosphor zone move into a transmission path of the coherent light beam in turn, to convert the coherent light beam to a first color light beam and a second color light beam respectively. The beam combining unit is disposed on transmission paths of the blue incoherent light beam, the first color light beam and the second color light beam. A projection apparatus is also provided. | 04-04-2013 |
20130083299 | PROJECTOR AND LIGHT SOURCE CONTROLLING METHOD THEREOF - A projector and a light source controlling method thereof are provided. The light source controlling method includes the following steps. The light source module is controlled to adjust a luminance of a projection light generated by a light source module starting from a low luminance. A power source voltage from an electronic device is detected to be equal to a threshold voltage or not. A power of the power source voltage is detected to be equal to a threshold power or not. When the power source voltage is equal to the threshold voltage and the power of the power source voltage is less than or equal to the threshold power, or when the power source voltage is greater than or equal to the threshold voltage and the power of the power source voltage is equal to the threshold power, the adjustment of the luminance of the projection light is stopped. | 04-04-2013 |
20150261383 | INTERACTIVE PROJECTION APPARATUS AND TOUCH POSITION DETERMINING METHOD THEREOF - An interactive projection apparatus and a touch position determining method thereof are provided. The invention adopts such a scheme of defining the effective touch area according to the coordinate information of the positioning pattern and judging whether or not the light spot is located in the effective touch area. If the light spot is located in the effective touch area, the position of the light spot is taken as the touch position of an input tool. | 09-17-2015 |
20150339000 | OPTICAL TOUCH DEVICE, CORRECTION ELEMENT, AND CORRECTION METHOD THEREFOR - An optical touch device configured to cause a display surface to from a touch surface. The optical touch device includes a non-visible lighting element, a non-visible sensing element, and a correction element. The non-visible lighting element is adjacent to the display surface and forms a non-visible light curtain in front of the display surface. The non-visible lighting element is disposed in front of the display surface and has a sensing area covering the display surface. The correction element is disposed on the display surface and includes a bottom layer placed on the display surface and a plurality of reflecting blocks disposed on the top surface of the bottom layer. The correction element of the optical touch device has long-life. A correction method for an optical touch device is also provided. | 11-26-2015 |
Chin-An Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20100237348 | Thin Film Transistor Array Substrate - A thin film transistor (TFT) array substrate includes a stack structure disposed to raise an extended electrode of a drain electrode of a thin film transistor. Therefore, a contact hole does need to be very deep to expose the extended electrode of the drain electrode. | 09-23-2010 |
20110149224 | POLYMER STABILIZATION ALIGNMENT LIQUID CRYSTAL DISPLAY PANEL AND LIQUID CRYSTAL DISPLAY PANEL - The present invention provides a polymer stabilization alignment liquid crystal display panel having a plurality of pixel regions. Each pixel region includes a main region and a sub region, and a first pixel electrode and a second pixel electrode correspond to the main region and the sub region respectively. Each first pixel electrode is separated from the adjacent data line and thereby forming a gap therebetween. Each second pixel electrode partially overlaps the adjacent data line. In addition, each second pixel electrode includes a plurality of branches, and at least one edge of the branches may be parallel to the data lines. Accordingly, the present invention not only can increase the aperture ratio, but also well control the liquid crystal molecules located near the data lines. Therefore, the display quality of the liquid crystal display panel can be improved. | 06-23-2011 |
20120162173 | DRIVING METHOD FOR A LIQUID CRYSTAL DISPLAY - A driving method for a liquid crystal display includes providing a first gate pulse to a first gate line for driving adjacent first and second subpixels to perform charging operations, providing a second gate pulse to a second gate line for driving adjacent third and fourth subpixels to perform charging operations, providing a third gate pulse to a third gate line for driving the second subpixel to perform a charge-sharing operation, and providing a fourth gate pulse to a fourth gate line for driving the fourth subpixel to perform a charge-sharing operation. The first and second gate lines are spaced out at least one gate line. The third gate line is adjacent to the first gate line. The fourth gate line is adjacent to the second gate line. The first gate pulse, the second gate pulse, the third gate pulse and the fourth gate pulse are sequentially triggered. | 06-28-2012 |
20120181541 | Thin Film Transistor Array Substrate - A thin film transistor (TFT) array substrate includes a stack structure disposed to raise an extended electrode of a drain electrode of a thin film transistor. Therefore, a contact hole does need to be very deep to expose the extended electrode of the drain electrode. | 07-19-2012 |
20120181542 | Thin Film Transistor Array Substrate - A thin film transistor (TFT) array substrate includes a stack structure disposed to raise an extended electrode of a drain electrode of a thin film transistor. Therefore, a contact hole does need to be very deep to expose the extended electrode of the drain electrode. | 07-19-2012 |
20130278853 | POLYMER STABILIZATION ALIGNMENT LIQUID CRYSTAL DISPLAY PANEL AND LIQUID CRYSTAL DISPLAY PANEL - The present invention provides a polymer stabilization alignment liquid crystal display panel having a plurality of pixel regions defined by plurals of data lines and gate lines. Each pixel region includes a main region and a sub region, and a first pixel electrode and a second pixel electrode correspond to the main region and the sub region respectively, wherein each of the data lines has a first width adjacent to the main display region and a second width adjacent to the sub display region, and the second width is larger than the first width. Each first pixel electrode is separated from the adjacent data line and thereby forming a gap therebetween. Each second pixel electrode partially overlaps the adjacent data line to form an overlap width. Accordingly, the present invention not only can increase the aperture ratio, but also well control the liquid crystal molecules located near the data lines. | 10-24-2013 |
20150108483 | DISPLAY PANEL - A display panel includes a first substrate structure, a second substrate structure and a non-self-luminous display medium layer. The first substrate structure includes a first substrate, a first common electrode, a pixel electrode and a first alignment film. The second substrate structure is disposed opposite to the first substrate structure. The second substrate structure includes a second substrate, a second common electrode and a second alignment film. The non-self-luminous display medium layer is interposed between the first alignment film and the second alignment film. A first capacitance is formed between the first common electrode and the pixel electrode, a second capacitance is formed between the pixel electrode and the second common electrode, and a ratio of the second capacitance to the first capacitance is substantially between 0.7 and 1.3. | 04-23-2015 |
Ching-Chieh Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20150317931 | PIXEL COMPENSATION CIRCUIT - A pixel compensation circuit includes a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, a switch unit and a light emitting diode. The first transistor, the third transistor, the fourth transistor, the fifth transistor, and the switch unit are used to receive a respective switch signal. The pixel compensation circuit can compensate a threshold voltage of transistor automatically; and consequentially a driving current of light emitting diode is prevented from being affected by the change of the threshold voltage or the voltage drop of the light emitting diode. | 11-05-2015 |
Ching-Tai Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20150131026 | FLAT PANEL DISPLAY - A flat panel display includes a plastic rear cover, a supporting frame, a liquid crystal display (LCD) module, a light bar and a front cover. The plastic rear cover constructs a rear half portion of an appearance of the flat panel display. The supporting frame is connected to the plastic rear cover. The LCD module is connected to the supporting frame. The light bar is disposed aside the LCD module. The front cover is connected to the plastic rear cover, constructs a front half portion of the appearance of the flat panel display, and has an opening to expose the LCD module. | 05-14-2015 |
Chung-Chuan Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20160056078 | Metal Pad Structure Over TSV to Reduce Shorting of Upper Metal Layer - Various embodiments of mechanisms for forming a slotted metal pad over a TSV in substrate are provided. The dielectric structures in the slotted metal pad reduce dishing effect during planarization of the slotted metal pad. As a result, the risk of having metal stringers in upper metal level(s) caused by the dishing effect is greatly reduced. | 02-25-2016 |
Hang-Chang Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20150235602 | Image Display Method for a Half-Source Driving Liquid Crystal Display - An image display method of a half-source-driving (HSD) liquid crystal display (LCD) for mitigating the screen flickering effect caused by applying a frame rate control (FRC) algorithm in the LCD includes providing a first gate sequence corresponding to a pixel array in the LCD display. If a target gray level of the pixel array is an average value of a first gray level and a second gray level, write the first gray level to a plurality of sub-pixels of the pixel array being charged first according to the first gate sequence, and write the second gray level smaller than the first gray level to a plurality of sub-pixels of the pixel array being charged latter according to the first gate sequence. | 08-20-2015 |
Horng-Huei Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20090155965 | METHOD OF FABRICATING A NON-FLOATING BODY DEVICE WITH ENHANCED PERFORMANCE - Provided is a method that includes forming a first semiconductor layer on a semiconductor substrate, growing a second semiconductor layer on the first semiconductor layer, forming composite shapes on the first semiconductor layer, each composite shape comprising of an overlying oxide-resistant shape and an underlying second semiconductor shape, with portions of the first semiconductor layer exposed between the composite shapes, forming spacers on sides of the composite shapes, forming buried silicon oxide regions in exposed top portions of the first semiconductor layer, and in portions of the first semiconductor layer located underlying second semiconductor shapes, selectively removing the oxide-resistant shapes and spacers resulting in the second semiconductor shapes, and forming a semiconductor device in a second semiconductor shape wherein a first portion of the semiconductor device overlays the first semiconductor layer and wherein second portions of the semiconductor device overlays a buried silicon oxide region. | 06-18-2009 |
20100159693 | Method of Forming Via Recess in Underlying Conductive Line - A method of fabricating a semiconductor device includes forming a via in a dielectric layer that opens to a conductive line underlying the dielectric layer, and forming a via recess in the conductive line at the via. The via recess in the conductive line has a depth ranging from about 100 angstroms to about 600 angstroms. Via-fill material fills the via recess and at least partially fills the via, such that the via-fill material is electrically connected to the conductive line. The via recess may have a same size or smaller cross-section area than that of the via, for example. Such via structure may be part of a dual damascene structure in an intermetal dielectric structure, for example. | 06-24-2010 |
Hsiang-Jen Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20140183632 | Contact Structure Of Semiconductor Device - The invention relates to a contact structure of a semiconductor device. An exemplary structure for a semiconductor device comprises an insulation region over a substrate; a gate electrode layer over the insulation region comprising a gate middle line; a first contact structure over the insulation region adjacent to the gate electrode layer comprising a first middle line, wherein the first middle line and the gate middle line has a first distance; and a second contact structure over the insulation region on a side of the gate electrode layer opposite to the first contact structure comprising a second middle line, wherein the second middle line and the gate middle line has a second distance greater than the first distance. | 07-03-2014 |
20140252477 | FinFET with an Asymmetric Source/Drain Structure and Method of Making Same - Embodiments of the present disclosure are a semiconductor device, a FinFET device, and a method of forming a FinFET device. An embodiment is a semiconductor device comprising a first semiconductor fin extending above a substrate, a first source region on the first semiconductor fin, and a first drain region on the first semiconductor fin. The first source region has a first width and the first drain region has a second width with the second width being different than the first width. | 09-11-2014 |
20150149976 | LAYOUT OF AN INTEGRATED CIRCUIT - A cell layout includes a first metal line for VDD power, which includes a first jog coupling to and being perpendicular to the first metal line. A second metal line is for VSS power, and includes a second jog coupling to and being perpendicular to the second metal line. The cell layout includes an upper cell boundary, a lower cell boundary, a first cell boundary and a second cell boundary. The upper cell boundary and the lower cell boundary extend along X direction. The first cell boundary and the second cell boundary extend along Y direction. The upper cell boundary is defined in a portion of the first metal line. The lower cell boundary is defined in a portion of the second metal line. The first cell boundary is defined in a portion of the first jog and a portion of the second jog. | 05-28-2015 |
Hsing-Rong Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20130127374 | ORGANIC LIGHT-EMITTING DEVICE AND CONTROL METHOD THEREOF - An organic light-emitting device includes a first transparent substrate, an organic light-emitting diode and a bi-stable light control element. The organic light-emitting diode is disposed under the first transparent substrate. The bi-stable light control element is disposed under the organic light-emitting diode. The bi-stable light control element is configured to change an optical state thereof according to a received control signal and thereby changing the amount of lights capable of emitting through the bi-stable light control element. A control method for the aforementioned organic light-emitting device is also provided. | 05-23-2013 |
Hua-Chou Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20100213575 | Profile Design for Lateral-Vertical Bipolar Junction Transistor - A lateral-vertical bipolar junction transistor (LVBJT) includes a well region of a first conductivity type over a substrate; a first dielectric over the well region; and a first electrode over the first dielectric. A collector of a second conductivity type opposite the first conductivity type is in the well region and on a first side of the first electrode, and is adjacent the first electrode. An emitter of the second conductivity type is in the well region and on a second side of the first electrode, and is adjacent the first electrode, wherein the second side is opposite the first side. A collector extension region having a lower impurity concentration than the collector adjoins the collector and faces the emitter. The LVBJT does not have any emitter extension region facing the collector and adjoining the emitter. | 08-26-2010 |
20120018811 | FORMING BIPOLAR TRANSISTOR THROUGH FAST EPI-GROWTH ON POLYSILICON - Provided is a semiconductor device that includes a first transistor and a second transistor that are formed on the same substrate. The first transistor includes a first collector, a first base, and a first emitter. The first collector includes a first doped well disposed in the substrate. The first base includes a first doped layer disposed above the substrate and over the first doped well. The first emitter includes a doped element disposed over a portion of the first doped layer. The second transistor includes a second collector, a second base, and a second emitter. The second collector includes a doped portion of the substrate. The second base includes a second doped well disposed in the substrate and over the doped portion of the substrate. The second emitter includes a second doped layer disposed above the substrate and over the second doped well. | 01-26-2012 |
Huan-Chi Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20120168751 | Integrated Circuit Test Units with Integrated Physical and Electrical Test Regions - A device includes a test unit in a die. The test unit includes a physical test region including an active region, and a plurality of conductive lines over the active region and parallel to each other. The plurality of conductive lines has substantially a uniform spacing, wherein no contact plugs are directly over and connected to the plurality of conductive lines. The test unit further includes an electrical test region including a transistor having a gate formed of a same material, and at a same level, as the plurality of conductive lines; and contact plugs connected to a source, a drain, and the gate of the transistor. The test unit further includes an alignment mark adjacent the physical test region and the electrical test region. | 07-05-2012 |
Huang-Chi Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20130019558 | CORNER KEY AND FRAME ASSEMBLY - A corner key includes a first body and a first engaging portion. The first body has a first slot. The first engaging portion is disposed on a surface of the first body and a position of the first engaging portion is corresponding to the first slot. The first engaging portion has a first section, a second section and a third section, wherein the first and third sections are located at opposite sides of the first engaging portion, the second section is located between the first and third sections, and a height of the second section is greater than that of the first section or the third section. | 01-24-2013 |
20130064600 | CORNER KEY AND FRAME ASSEMBLY THEREOF - A corner key includes a first arm portion, a first engaging portion, a second arm portion, and a second engaging portion. The first arm portion has a first outer side-surface. The first engaging portion is disposed on the first outer side-surface. The second arm portion is connected to the first arm portion and has a second outer side-surface. The second outer side-surface is unparallel to the first outer side-surface. The second engaging portion is disposed on the second outer side-surface. | 03-14-2013 |
20130068289 | Solar Module - A solar module includes a back sheet, a solar cell unit, and a cover sheet. The back sheet includes a substrate, and a rib formed on the substrate. The solar cell unit is disposed on the back sheet next to the rib. In addition, the solar cell unit includes a bottom surface facing the back sheet and a light-receiving surface disposed opposite to the bottom surface. The cover sheet is disposed on the solar cell unit. A first height from a top surface of the substrate to an upper end of the rib is greater than a second height from the top surface of the substrate to the bottom surface of the solar cell unit, and the first height is not greater than a third height from the top surface of the substrate to a lower surface of the cover sheet facing the solar cell unit. | 03-21-2013 |
20130115388 | TAPE STRUCTURE AND SOLAR MODULE USING THE SAME - A tape structure is disclosed which includes a body and a first adhesive layer. The body has at least one linear notch formed in a top surface thereof. The first adhesive layer is disposed on the top surface of the body. The linear notch is parallel to a long axis of the body. The body has a bottom surface opposite to the top surface, and a plurality of the linear notches are formed in the top surface and the bottom surface of the body. The tape structure may further include a second adhesive layer disposed on the bottom surface of the body. | 05-09-2013 |
20130152993 | SOLAR CELL AND SOLAR CELL MODULE - The present invention provides a solar cell including a substrate, a first front bus, and a first rear bus. The substrate has a front surface and a rear surface. The first front bus is located on the front surface of the substrate along a first direction for collecting current generated by the substrate, and for providing a first front contact electrode. The first rear bus is located on the rear surface of the substrate along a second direction different from the first direction for collecting current generated by the substrate, and for providing a first rear contact electrode. | 06-20-2013 |
20130174891 | PHOTOVOLTAIC ARRAY SYSTEM, PHOTOVOLTAIC DEVICE THEREOF, AND FRAME ELEMENT OF PHOTOVOLTAIC DEVICE THEREOF - The disclosure provides a photovoltaic array system, a photovoltaic device of the photovoltaic array system, and a frame element of the photovoltaic device of the photovoltaic array system. The frame element includes a groove, a receiving hole and a metal wire. The groove extends along a longitudinal axial direction of the frame element for holding one lateral side of a photovoltaic panel. The receiving hole extends along the longitudinal axial direction for receiving the metal wire therein, and is parallel to the longitudinal axial direction. | 07-11-2013 |
20130192658 | SOLAR PANEL MODULE - A solar panel module includes a solar panel, a supporting stand and a deflecting device. The supporting stand is structurally connected to the solar panel for supporting the solar panel. The solar panel is disposed inclinedly, and the solar panel has a tilt angle with respect to a horizontal plane. The deflecting device is disposed underneath the solar panel for deflecting wind blowing from lateral directions toward a wind exiting direction, which faces a bottom surface of the solar panel. | 08-01-2013 |
20130240016 | HEAT DISSIPATION STRUCTURE - A heat dissipation structure is provided and includes a plurality of heat conduction bases and at least one flexible fin. Each of the heat conduction bases includes a first surface and a second surface. A positioning groove is formed in the first surface of each of the heat conduction bases, and the second surface of each of the heat conduction bases is assembled to a backlight surface of a solar module. The fin is coupled to the positioning grooves and connected between the heat conduction bases. | 09-19-2013 |
20130312807 | BRIDGING SOLAR CELL AND SOLAR ENERGY SYSTEM - A bridging solar cell includes a substrate, first, second, and third sets of bus bar electrodes, a first welding member, a first insulation film, and a second welding member. The first set of bus bar electrodes is disposed on the front surface of the substrate along a first direction. The second set of bus bar electrodes is disposed on the back surface of the substrate along a second direction and electrically connected to the first set of bus bar electrodes. The first welding member is electrically connected to the second set of bus bar electrodes. The first insulation film is disposed on the back surface. The third set of bus bar electrodes is disposed on the first insulation film along the second direction. The second welding member is disposed on the first insulation film and electrically connected to the third set of bus bar electrodes. | 11-28-2013 |
20140007918 | PHOTOVOLTAIC DEVICE - A photovoltaic device provided in the present disclosure includes a superstrate, a lower substrate, a plurality of photovoltaic cells and a package structure. The superstrate is light-transmissive, and arranged in parallel with the substrate. The photovoltaic cells are disposed side-by-side at intervals with each other between the superstrate and the substrate, and a gap zone is defined by two facing lateral surfaces of every two of the neighboring photovoltaic cells. The package structure is sandwiched between the superstrate and the substrate, and encapsulates the photovoltaic cells between the superstrate and the substrate in which a reflection portion is provided in the package structure, and located in the gap zone for reflecting lights from the superstrate back to the photovoltaic cells. | 01-09-2014 |
20140007922 | PHOTOVOLTAIC DEVICE - A photovoltaic device comprises a photovoltaic panel and a heat sink module. The heat sink module is fastened on a rear surface of the photovoltaic panel. The heat sink module comprises a plurality of fins arranged at intervals, and one surface of each fin defines a wind-facing surface. | 01-09-2014 |
20140283897 | SOLAR POWER MODULE - A solar power module includes a first frame, a second frame, and a solar cell laminate. The first frame includes a first main body and a first clamping portion. The first clamping portion is disposed along the inner edge of the first main body to be ring-shaped. The second frame includes a second main body and a second clamping portion. The second main body abuts against the first main body. The second clamping portion is disposed along the inner edge of the second main body to be ring-shaped and corresponding to the first clamping portion. The periphery of the solar cell laminate is clamped between the first clamping portion and the second clamping portion. | 09-25-2014 |
20140290742 | FRAME STRUCTURE AND SOLAR MODULE HAVING THE SAME - A frame structure includes a first horizontal board, a second horizontal board, a first vertical board, a third horizontal board, a second vertical board, and at least one support element. The first vertical board is connected to the first and second horizontal boards. The second vertical board is connected to the second and third horizontal boards. At least a portion of the second horizontal board and at least a portion of the third horizontal board protrude from the second vertical board, such that an open accommodating space is defined between the second horizontal board, the second vertical board, and the third horizontal board. The support element is detachably positioned in the accommodating space. A top surface of the support element is abutted against the second horizontal board, and a bottom surface of the support element is abutted against the third horizontal board. | 10-02-2014 |
20140299185 | PHOTOELECTRICAL COVERSION MODULE - A photoelectrical conversion module includes at least one photoelectrical conversion device, at least one first ribbon, a second ribbon, and at least two encapsulation layers. The photoelectrical conversion device includes a solar substrate having a plurality of finger electrodes. The first ribbon is located on the solar substrate and is intersected with the finger electrodes. The first ribbon has a first connection portion located out of the solar substrate. The second ribbon has at least one second connection portion. The first connection portion is intersected and overlapped with the second connection portion, such that a portion of the first connection portion is located above the second connection portion, and another portion of the first connection portion is located under the second connection portion. The relative position of the first and second ribbons is fixed by the encapsulation layers. | 10-09-2014 |
20140332057 | SOLAR MODULE - A solar module is disclosed. The solar module includes a back sheet, a transparent substrate, a plurality of solar cells disposed between the back sheet and the transparent substrate, and an encapsulant for fastening the solar cells therebetween. The back sheet includes a light-receiving surface facing the solar cells, and a back surface opposite to the light-receiving surface. The reflectivity of the light-receiving surface is greater than 90%, and the reflectivity of the back surface is less than 10%. Therefore, the back sheet can have high reflectivity and high thermal radiation rate. | 11-13-2014 |
20150144179 | SOLAR CELL MODULE - A solar cell module includes a solar panel, a first frame strip, a second frame strip, and a connecting member. The first frame strip and the second frame strip are both assembled at the edges of the solar panel. The connecting member includes two top wind plates, a bottom wind plate, a connecting web, and two connecting terminal portions. A gap is formed between the two top wind plates. The connecting web is connected to the two top wind plates and the bottom wind plate, and has a breach and at least one corner. The breach and the gap form a drainage ditch to expose a corner of the solar panel. The two connecting terminal portions extend from the connecting web, so as to be detachably connected to the first frame strip and the second frame strip via the two connecting terminal portions. | 05-28-2015 |
Hung-Ming Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20140290742 | FRAME STRUCTURE AND SOLAR MODULE HAVING THE SAME - A frame structure includes a first horizontal board, a second horizontal board, a first vertical board, a third horizontal board, a second vertical board, and at least one support element. The first vertical board is connected to the first and second horizontal boards. The second vertical board is connected to the second and third horizontal boards. At least a portion of the second horizontal board and at least a portion of the third horizontal board protrude from the second vertical board, such that an open accommodating space is defined between the second horizontal board, the second vertical board, and the third horizontal board. The support element is detachably positioned in the accommodating space. A top surface of the support element is abutted against the second horizontal board, and a bottom surface of the support element is abutted against the third horizontal board. | 10-02-2014 |
Hung-Wei Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20090174647 | Liquid Crystal Display Panel of a Liquid Crystal Display Apparatus Comprising a Photo-Sensing Device - A liquid crystal display panel of a liquid crystal display apparatus comprising a photo-sensing device is provided. The liquid crystal display apparatus comprises a liquid crystal display panel and a backlight module. The liquid crystal display panel comprises a first substrate, a second substrate, a liquid crystal layer, at least one photo-sensing device and a visible light-absorbing layer. At least one photo-sensing device is placed on a photo-sensing region of the first substrate to receive an incident light, wherein the photo-sensing device comprises a first photo-sensing element and a second photo-sensing element. The first photo-sensing element senses the incident light to generate a first current. The visible light-absorbing layer is placed on the second photo-sensing element to absorb the visible light of the incident light, and further make the second photo-sensing element senses the absorbed incident light to generate a second current. | 07-09-2009 |
20100321341 | PHOTO SENSOR, METHOD OF FORMING THE SAME, AND OPTICAL TOUCH DEVICE - The present invention provides a photo sensor, a method of forming the photo sensor, and a related optical touch device. The photo sensor includes a first electrode, a second electrode, a first silicon-rich dielectric layer and a second silicon-rich dielectric layer. The first silicon-rich dielectric layer is disposed between the first electrode and the second electrode for sensing infrared rays, and the second silicon-rich dielectric layer is disposed between the first silicon-rich dielectric layer and the second electrode for sensing visible light beams. The multi-layer structure including the first silicon-rich dielectric layer and the second silicon-rich dielectric layer enables the single photo sensor to effectively detect both infrared rays and visible light beams. Moreover, the single photo sensor is easily integrated into an optical touch device to form optical touch panel integrated on glass. | 12-23-2010 |
20120105321 | METHOD UTILIZED IN THREE-DIMENSIONAL POINTING SYSTEM - A method utilized in a three-dimensional pointing system is provided according to the present invention. The three-dimensional pointing system includes a pointing device, a sensor array, and a display panel, wherein the sensor array is embedded within the display panel. The pointing device projects a pointer onto the display panel to form a projection image, and the sensor array accordingly generates a sensed image which includes the projection image. The method determines at least one space status information based on the sensed image. | 05-03-2012 |
20120281074 | THREE-DIMENSIONAL IMAGE PROCESSING METHOD AND THREE-DIMENSIONAL IMAGE PROCESSING CIRCUIT USING THE SAME METHOD - A three-dimensional image processing method and a three-dimensional image processing circuit using the above method are provided. The method is configured for processing N source images, and N is a natural number and is larger than or equal to two. Each of the source images corresponds to a visual angle, and each of the source images comprises image data with three primary colors. The image data of each of the source images are arranged in an array according to a predetermined color sequence. In the method, six parameters are provided firstly, wherein each of the six parameters is configured for defining a basic data-arrangement variation. Then, the image data with three primary colors of the N source image are obtained according to the six parameters, so as to form a three-dimensional image. | 11-08-2012 |
20150062088 | OPTICAL TOUCH DEVICE AND METHOD OF FORMING PHOTO SENSOR - A method of forming a photo sensor includes the following steps. A substrate is provided, and a first electrode is formed on the substrate. A first silicon-rich dielectric layer is formed on the first electrode for sensing an infrared ray, wherein the first silicon-rich dielectric layer comprises a silicon-rich oxide layer, a silicon-rich nitride layer, or a silicon-rich oxynitride layer. A second silicon-rich dielectric layer is formed on the first silicon-rich dielectric layer for sensing visible light beams, wherein the second silicon-rich dielectric layer comprises a silicon-rich oxide layer, a silicon-rich nitride layer, or a silicon-rich oxynitride layer. A second electrode is formed on the second silicon-rich dielectric layer. | 03-05-2015 |
Jen-Pei Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20130010409 | Electronic Apparatus and Display Thereof - An electronic apparatus and a display thereof are disclosed. The display includes a back plate, a photoelectric converting module, and a display module. The back plate has an inner surface and an open is formed on the back plate. The back plate has an inner edge around the open. The inner edge is concave toward the direction back to inner surface to form a supporting part. The photoelectric converting module is disposed on the supporting part without protruding out of the inner surface. The photoelectric converting module has a light-receiving surface exposed to the open. The display module is disposed on the inner surface of the back plate and the display module covers the photoelectric converting module. The display module has a display surface back to the photoelectric converting module. | 01-10-2013 |
20130092231 | PHOTOVOLTAIC PACKAGE - A photovoltaic package includes a substrate, a photovoltaic cell, an electric device, a cover, and an encapsulating material. The photovoltaic cell is disposed on the substrate. The electric device is disposed on the substrate and is electrically connected to the photovoltaic cell. The cover covers the substrate, the photovoltaic cell, and the electric device. The cover has a first depression formed therein. The first depression receives at least a portion of the electric device. The encapsulating material is located between the substrate and the cover. The encapsulating material at least partially encapsulates the photovoltaic cell and the electric device. | 04-18-2013 |
20130284230 | SOLAR CELL MODULE, ELECTRONIC DEVICE HAVING THE SAME, AND MANUFACTURING METHOD FOR SOLAR CELL - A solar cell module is provided and includes a first solar cell and a second solar cell. The first solar cell includes a first metal substrate, a first photoelectric conversion layer, a first top electrode layer, a first P-N junction semiconductor, and a first bottom electrode layer. The second solar cell includes a second metal substrate, a second photoelectric conversion layer, a second top electrode layer, a second P-N junction semiconductor, and a second bottom electrode layer. The first photoelectric conversion layer and the first P-N junction semiconductor are respectively located on two opposite sides of the first metal substrate. The second photoelectric conversion layer and the second P-N junction semiconductor are respectively located on two opposite sides of the second metal substrate. The second bottom electrode layer is located on the second P-N junction semiconductor, and is electrically coupled to the first metal substrate. | 10-31-2013 |
20130285636 | POWER TRACKING DEVICE AND POWER TRACKING METHOD - A power tracking device and a power tracking method is disclosed herein. The power tracking device includes a power voltage setting circuit, a switch, a switching signal circuit, and a voltage memory circuit. The switching signal circuit is configured for sending a first control signal to the switch. When the switch receives the first control signal and electrically isolates the power source and the power voltage setting circuit, the voltage memory circuit stores an open circuit voltage of the power source and sends a setting voltage relative to the open circuit voltage, and when the switch receives the first control signal and electrically connects the power source and the power voltage setting circuit, the power voltage setting circuit sets an output voltage of the power source to correspond with the setting voltage. | 10-31-2013 |
20130293011 | SOLAR POWER SYSTEM, SOLAR CELL MODULE AND POWER PROVIDING METHOD THEREOF - A solar power system includes a solar cell module, a main system and at least one sub system. The solar cell module includes at least one first solar cell unit and one second solar cell unit coupled in series. The first solar cell unit is configured to have an available maximum output current greater than that of the second solar cell unit. The main system is electrically coupled to the solar cell module and simultaneously supplied with electrical power by the first solar cell unit and the second solar cell unit both. The at least one sub system is electrically coupled to the solar cell module and supplied with electrical power by the first solar cell unit only. A solar cell module and a power providing method thereof are also provided. | 11-07-2013 |
20150053331 | THIN FILM TRANSISTOR - A method for manufacturing a patterned layer includes the steps of: providing a substrate having a first surface and a second surface opposite to the first surface; providing a material source for supplying a plurality of charged particles, in which the first surface faces the material source; providing a magnetic element, in which the second surface is arranged between the magnetic element and the first surface; and depositing the charged particles on the first surface through using the magnetic element so as to form a patterned layer. A method for manufacturing an electrochromic device is disclosed as well. | 02-26-2015 |
Kuo-Kang Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20090237945 | Backlight Module with Integrated Base and Method of Manufacturing Thereof - A backlight module, a base used therein, and a manufacturing method thereof are provided. The backlight module includes a base and a slice-shaped circuit. The base has a back plate including a plate portion and a mezzanine portion. The mezzanine portion is parallelly offset from the plate portion, and the initial position of the mezzanine portion becomes an opening on the plate portion. Because the mezzanine portion is parallelly offset from the plate portion, a containing space is formed between an inner side of the mezzanine portion and the plane of the plate portion. A side of the mezzanine portion and a side of the plate portion corresponding to the opening together form a first slit. The slice-shaped circuit is inserted into the containing space through the first slit and stays between the plate portion and the mezzanine portion. | 09-24-2009 |
Kuo-Pang Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20100218837 | PIPE UNIT - A pipe unit includes a pipe body, first and second flanges, and an adjusting structure. The first flange and the second flange are respectively disposed on opposite first and second ends of the pipe body. The adjusted structure is disposed between the first and second flanges and serves to adjust the length of the pipe unit. | 09-02-2010 |
20100319174 | Adjusting Mechanism and Adjusting Method Thereof - An adjusting mechanism adjusts a boat to be parallel to a furnace having an opening and a receiving space, which has a first symmetrical line. When the boat having a second symmetrical line is inserted into the space, a first gap area is formed between sidewalls of the space and the boat. The mechanism includes an adjusting element and an adjusting tool, which is removably disposed in the opening and has a wide part, a narrow part and a through hole. The narrow part blocks the opening. When the boat is inserted into the space, a second gap area smaller than the first gap area is formed between the sidewalls of the boat and the through hole at the narrow part. The adjusting element adjusts the first and second symmetrical lines to be parallel to each other according to the second gap area. | 12-23-2010 |
20120279604 | PIPE UNIT - A pipe unit includes a pipe body, first and second flanges, and an adjusting structure. The first flange and the second flange are respectively disposed on opposite first and second ends of the pipe body. The adjusted structure is disposed between the first and second flanges and serves to adjust the length of the pipe unit. | 11-08-2012 |
Li-Wei Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20150131061 | LIGHT SOURCE MODULE AND PROJECTION APPARATUS - A light source module and a projection apparatus including the light source module, an optical engine module, and a projection lens are provided. The light source module includes a lamp holder, a casing, a light source, and a heat dissipation fan. The lamp holder has a cover having a first inlet and a first outlet. The casing is connected to the lamp holder and has a second inlet and at least one second outlet. The light source is fixed to the lamp holder fixed to a housing of the projection apparatus. The heat dissipation fan generates a heat dissipation airflow through an outflow side. A first part of the heat dissipation airflow enters the cover through the first inlet, and leaves the cover through the first outlet. A second part of the heat dissipation airflow enters the casing through the second inlet, and leaves the casing through the second outlet. | 05-14-2015 |
Neng-Jung Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20100254159 | BRIGHTNESS ENHANCEMENT FILM AND BACKLIGHT MODULE - A brightness enhancement film (BEF) including a first surface, a second surface, and a side surface is provided. The first surface is a curved surface continuously fluctuant in two dimensions and includes a plurality of axisymmetric convex surfaces and a plurality of non-axisymmetric concave surfaces. Each of the axisymmetric convex surfaces is a curved surface. The axisymmetric convex surfaces and the non-axisymmetric concave surfaces are arranged alternately in the two dimensions and respectively form a plurality of wave crests and a plurality of wave troughs. Each of the non-axisymmetric concave surfaces is a curved surface. The second surface is opposite to the first surface and the side surface connects the first surface and the second surface. In addition, a backlight module employing the BEF is also provided. | 10-07-2010 |
Pin-Nan Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20140273347 | Methods for Hybrid Wafer Bonding Integrated with CMOS Processing - Methods for forming an integrated device using CMOS processing with wafer bonding. In an embodiment, a method is disclosed that includes defining an integrated circuit function using a front-end substrate having one or more active devices and a back-end substrate having connections formed in metal layers in dielectric material, wherein the back-end substrate is free from active devices; manufacturing the front-end substrate in a first semiconductor process; more or less simultaneously, manufacturing the back-end substrate in a second semiconductor process; physically contacting bonding surfaces of the front-end substrate and the back-end substrate; and performing wafer bonding to form bonds between the front-end and back-end substrates to form an integrated circuit. Additional methods are disclosed. | 09-18-2014 |
20150091124 | Dual Facing BSI Image Sensors with Wafer Level Stacking - A device includes two BSI image sensor elements and a third element. The third element is bonded in between the two BSI image sensor elements using element level stacking methods. Each of the BSI image sensor elements includes a substrate and a metal stack disposed over a first side of the substrate. The substrate of the BSI image sensor element includes a photodiode region for accumulating an image charge in response to radiation incident upon a second side of the substrate. The third element also includes a substrate and a metal stack disposed over a first side of the substrate. The metal stacks of the two BSI image sensor elements and the third element are electrically coupled. | 04-02-2015 |
Ren-Mei Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20090079893 | Mold Frame and Bezel and Liquid Crystal Display Containing the Same - A mold frame and a bezel are disclosed. The mold frame includes a bottom portion having a first side, wherein the first side has a first end and a second end opposite to the first end, and there is only one stopper set disposed on the first side. The stopper set is composed of a plurality of stoppers sequentially arranged from the first end to the second end, wherein the first stopper of the stopper set is spaced a first distance apart from the first end; and/or the last stopper of the stopper set is spaced a second distance apart from the second end. The bezel is used for accommodating the aforementioned mold frame, and includes a first side structure having a first opening; and/or a second side structure having a second opening. A liquid crystal display is also disclosed, and includes the mold frame and bezel. | 03-26-2009 |
20160062184 | DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME - A display device includes a display panel and a backlight module. The display panel is bent in a first direction and a second direction perpendicular to the first direction. The backlight module is disposed on one side of the display panel. | 03-03-2016 |
Shih-Fu Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20160076734 | BACKLIGHT MODULE WITH PARTIALLY OVERLAPPED FILM DESIGN - The present invention provides a backlight module, comprising a light source module and an optical control layer disposed on the light source module. The optical control layer comprises a first optical film and a second optical film. The first optical film has a first overlap area on a first side, the first overlap area comprises first inner openings; the second optical film comprises a second overlap area near the first overlap area. The second overlap area matches the first overlap area. The second overlap area comprises second outer openings corresponding to the first inner openings. | 03-17-2016 |
Shih-Hsien Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20120132914 | OXIDE SEMICONDUCTOR THIN FILM TRANSISTOR STRUCTURE AND METHOD OF MAKING THE SAME - An oxide semiconductor thin film transistor structure includes a substrate, a gate electrode disposed on the substrate, a semiconductor insulating layer disposed on the substrate and the gate electrode, an oxide semiconductor layer disposed on the semiconductor insulating layer, a patterned semiconductor layer disposed on the oxide semiconductor layer, and a source electrode and a drain electrode respectively disposed on the patterned semiconductor layer. The source electrode and the drain electrode are made of a metal layer. | 05-31-2012 |
Shih-Lung Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20130033730 | Scanner - A scanner for an electronic device having image display functionality includes lower and upper housings, a scan unit, and an adaptor. The lower housing is formed on opposite sides with a paper inlet and a paper outlet. The upper housing is mounted on the lower housing, and includes a main body provided with a terminal hole, and a support member disposed proximate to the terminal hole and to abut against the electronic device when the electronic device is connected to the scanner. The scan unit includes a scan module disposed between the lower and upper housings, a control module coupled to the scan module, and a connecting terminal coupled to the control module and accessible via the terminal hole. The adaptor is removably mounted to the connecting terminal so as to permit direct electrical connection between the scanner and the electronic device. | 02-07-2013 |
Shin-Chin Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20090128741 | LCD Device, Backlight Module Thereof with Partition Wall and Method for Manufacturing the Same - A backlight module, a liquid crystal display using the backlight module, and a manufacturing method thereof are provided. The backlight module includes a bottom plate, a plurality of light source sets and at least one partition wall. A plurality of lighting areas is formed on the bottom plate and light source sets are disposed on the lighting areas, respectively. The partition wall is disposed on the bottom plate and between each two adjacent lighting areas to fully or partially block/reflect the light emitted from the lighting areas. The partition wall includes a first light-penetrable wall and a light reflective layer formed on a wall surface of first light-penetrable wall. The light reflective layer is erected on the bottom plate through the support provided by the first light-penetrable wall and its wall surface. | 05-21-2009 |
Szu-Heng Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20120086694 | PIXEL CIRCUIT AND DISPLAY PANEL WITH IR-DROP COMPENSATION FUNCTION - A pixel circuit and a display panel with an IR-drop compensation function are disclosed. The display panel includes multiple pixel circuits and multiple compensation circuits. Each of the pixel circuits includes a detecting switch. After a real work voltage of a pixel circuit is transmitted to a corresponding compensation circuit through a corresponding detecting switch, a data transmitted to the pixel circuit is adjusted by the compensation circuit according to a relationship between the real work voltage and an original work voltage. | 04-12-2012 |
20120105749 | METHOD AND SYSTEM FOR DISPLAYING 3D IMAGES - In a 3D display system, an AMOLED display panel is used for alternatively presenting left-eye images and right-eye images associated with specific images, and an LCD polarizing panel is used for providing the left-eye images and the right-eye images with different polarization angles. When the LCD polarizing panel is in the process of rotating its LCD molecules, corresponding OLED rows of the AMOLED display panel are sequentially turned off so as to display black images, thereby preventing crosstalk and improving display quality. | 05-03-2012 |
Ta-Chin Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20110311010 | DEVICE AND METHOD FOR NRZ CDR CALIBRATION - The disclosure is a device and a method for Non Return to Zero (NRZ) Clock Data Recovery (CDR) calibration, which includes a CDR unit and a weight calculator unit. The CDR unit receives a compensative signal of an equalization filter to generate an error signal, a sampling clock signal, a transition sampling signal and a data signal. The weight calculator unit receives the error signal, the transition sampling signal and the data signal, and then uses a run length technique to generate weight data. The weight data controls a voltage control oscillator (VCO) which calibrates the phase and the frequency of the sampling clock signal. | 12-22-2011 |
Te-Fu Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20090104547 | IMAGE SENSOR - A method is provided for processing a substrate. The substrate has at least one filter region, a plurality of bond pads, and a plurality of scribe lines arranged around the filter region and bond pads. A first planarization layer is formed above the substrate. The planarization layer has a substantially flat top surface overlying the filter region, the bond pads and the scribe lines. At least one color resist layer is formed over the first planarization layer and within the filter region while the first planarization layer covers the bond pads and the scribe lines. | 04-23-2009 |
Te-Hai Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20110157869 | Backlight Module for Preventing Films from Waving or Curving - A backlight module which includes a frame and a first prism film is provided. The frame includes sidewall which encloses an inner space. The first prism film is disposed within the inner space and has a plurality of prisms on it. The prisms are in parallel and adjacent to each other, and the prisms extend along a first extending direction. The first prism film has a surrounding edge, which includes a first edge and a second edge. The prisms include a center prism being substantially located in a center position of all prisms. The center prism insects the surrounding edge at two intersection points; a first distance D | 06-30-2011 |
Te-Jen Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20130078884 | METHOD OF MANUFACTURING LIQUID CRYSTAL DISPLAY PANEL - The present invention provides a method of manufacturing a liquid crystal display panel. First, a top substrate, a bottom substrate, and a liquid crystal medium are provided, and the liquid crystal medium is filled between the top substrate and the bottom substrate. Next, an electric field is applied to the liquid crystal medium. Then, the electric field is stopped. Thereafter, an energy light beam is irradiated on the liquid crystal medium to form a liquid crystal layer. | 03-28-2013 |
20140168590 | LIQUID CRYSTAL DISPLAY PANEL - A liquid crystal display panel includes a first substrate, a second substrate, a liquid crystal layer, and an electrode structure. The liquid crystal layer is disposed between the first substrate and the second substrate. The electrode structure is disposed between the first substrate and the second substrate, and the electrode structure is used to generate a horizontal electric field for driving the liquid crystal layer. The electrode structure includes a plurality of sub-electrodes. Each of the sub-electrodes includes a first conductive pattern, a second conductive pattern, and a first insulating layer. The first and the second conductive patterns are disposed in a stack configuration along a vertical projective direction perpendicular to the first substrate and the second substrate. An area of the first conductive pattern is larger than an area of the second conductive pattern. The first insulating layer is disposed between the first and the second conductive patterns. | 06-19-2014 |
Tsan-Fu Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20090197144 | Switch valve applied to a cartridge of a fuel cell - A switch valve applied to a cartridge of a fuel cell includes a first valve body and a second valve body. The first valve body has a first connecting member and a first slide member which may slide relative to the first connecting member. The second valve body has a second connecting member and a second slide member which may slide relative to the second connecting member. The second connecting member is used to lock the first connecting member. During assembling operation of the first and the second valve bodies, the first connecting member gets the second slide member moving to open the second valve body; and then the second connecting member gets the first slide member moving to open the first valve body. During disassembling operation of the first and the second valve bodies, the first valve body is closed before the second valve body is closed. | 08-06-2009 |
Tseung-Yuen Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20090039332 | RESISTIVE NON-VOLATILE MEMORY DEVICE - The present disclosure provides a memory cell. The memory cell includes a first electrode, a variable resistive material layer coupled to the first electrode, a metal oxide layer coupled the variable resistive material layer; and a second electrode coupled to the metal oxide layer. In an embodiment, the metal oxide layer provides a constant resistance. | 02-12-2009 |
20120178210 | METHOD OF FABRICATING A RESISTIVE NON-VOLATILE MEMORY DEVICE - A method of fabricating a memory cell includes forming a bottom electrode on a substrate, a variable resistive material layer on the bottom electrode, and a top electrode on the variable resistive material layer. A first metal oxide layer interposes the top electrode and the variable resistive material layer. In an embodiment, the first metal oxide layer is a self-formed layer provided by the oxidation of a portion of the top electrode. In an embodiment, a second metal oxide layer is provided interposing the first metal oxide layer and the variable resistive material layer. The second metal oxide may be a self-formed layer formed by the reduction of the variable resistive material layer. | 07-12-2012 |
Tsung-Chi Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20090175002 | DISPLAY APPARATUS - A display apparatus includes a casing, a display module, a cooling device, and a dust-proof device. The casing has first and second openings. The display module disposed in the casing has a display area exposed by the first opening and a non-display area corresponding to the second opening. The cooling device disposed at the non-display area in the casing has an air inlet corresponding to the second opening. The dust-proof device includes a body disposed at the non-display area in the casing, a cover disposed at the body, and a dust-proof element disposed therebetween. The body has first holes corresponding to the air inlet. The second opening exposes second holes of the cover. Each second hole overlaps at least one of the first holes. An airflow produced by the cooling device flows through the second opening, the second holes, the dust-proof element, the first holes, and the air inlet. | 07-09-2009 |
Wei-Hao Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20150243890 | ORGANIC LIGHT-EMITTING DISPLAY PANEL AND FABRICATION METHOD THEREOF - An organic light-emitting display panel and a fabrication method thereof include using an inkjet printing process to form the organic emission material of the display panel and providing a specific design of the relative position of the spacer and the planarization layer with ink-repellent material such that the spacer can be effectively fixed on the array substrate without falling from the planarization layer. | 08-27-2015 |
Wen-Hsien Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20110149224 | POLYMER STABILIZATION ALIGNMENT LIQUID CRYSTAL DISPLAY PANEL AND LIQUID CRYSTAL DISPLAY PANEL - The present invention provides a polymer stabilization alignment liquid crystal display panel having a plurality of pixel regions. Each pixel region includes a main region and a sub region, and a first pixel electrode and a second pixel electrode correspond to the main region and the sub region respectively. Each first pixel electrode is separated from the adjacent data line and thereby forming a gap therebetween. Each second pixel electrode partially overlaps the adjacent data line. In addition, each second pixel electrode includes a plurality of branches, and at least one edge of the branches may be parallel to the data lines. Accordingly, the present invention not only can increase the aperture ratio, but also well control the liquid crystal molecules located near the data lines. Therefore, the display quality of the liquid crystal display panel can be improved. | 06-23-2011 |
20110317103 | LIQUID CRYSTAL DISPLAY PANEL - A liquid crystal display panel includes a first substrate, a second substrate, a liquid crystal layer, pixel regions, pixel electrodes and color filters. Each pixel region at least includes a main pixel region and a sub pixel region. Each pixel electrode is disposed on the first substrate. Each pixel electrode includes a first electrode disposed in the main pixel region and a second electrode disposed in the sub pixel region. Each color filter is disposed between the first substrate and the second substrate and corresponds to each pixel region. Each color filter includes a curved surface facing the liquid crystal layer and an extreme thickness position. When a predetermined voltage is applied to each pixel electrode, aligning directions of the liquid crystal molecules disposed above the first electrode are converged toward a center. The extreme thickness position substantially overlaps the center in a vertical projection direction. | 12-29-2011 |
20130278853 | POLYMER STABILIZATION ALIGNMENT LIQUID CRYSTAL DISPLAY PANEL AND LIQUID CRYSTAL DISPLAY PANEL - The present invention provides a polymer stabilization alignment liquid crystal display panel having a plurality of pixel regions defined by plurals of data lines and gate lines. Each pixel region includes a main region and a sub region, and a first pixel electrode and a second pixel electrode correspond to the main region and the sub region respectively, wherein each of the data lines has a first width adjacent to the main display region and a second width adjacent to the sub display region, and the second width is larger than the first width. Each first pixel electrode is separated from the adjacent data line and thereby forming a gap therebetween. Each second pixel electrode partially overlaps the adjacent data line to form an overlap width. Accordingly, the present invention not only can increase the aperture ratio, but also well control the liquid crystal molecules located near the data lines. | 10-24-2013 |
Wen-Hung Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20150132702 | Photo-Resist with Floating Acid - A method for fabricating a semiconductor product includes applying a photo-resist layer to a substrate, the photo-resist layer including a higher acid concentration at an upper portion of the photo-resist layer than at a lower portion of the photo-resist layer. The method also includes exposing the photo-resist layer to a light source through a mask including a feature, the photo-resist layer including a floating, diffusing acid that will diffuse into a region of the photo-resist layer affected by the feature while not diffusing into a feature formed by the mask. | 05-14-2015 |
Yang-Tai Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20100117608 | CONTROL CIRCUIT, VOLTAGE REGULATOR AND RELATED CONTROL METHOD - A control circuit, applicable to a voltage regulator including a power switch. The control circuit includes a variable resistance generating unit and a detecting circuit. The variable resistance generating unit provides a variable resistor with resistance that varies over time. A reference current representing the current flowing through the power switch flows through the resistor to generate a first feedback voltage. The detecting circuit reduces the conduction of the power switch when the first feedback voltage is detected as being equal to or exceeding a predetermined voltage level. | 05-13-2010 |
Ya-Wen Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20100193954 | Barrier Structures and Methods for Through Substrate Vias - Through substrate via barrier structures and methods are disclosed. In one embodiment, a semiconductor device includes a first substrate including an active device region disposed within isolation regions. A through substrate via is disposed adjacent to the active device region and within the first substrate. A buffer layer is disposed around at least a portion of the through substrate via, wherein the buffer layer is disposed between the isolation regions and the through substrate via. | 08-05-2010 |
Yi-Chun Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20150378084 | BACKLIGHT MODULE - A backlight module including a light guide plate, a light conversion layer, a light source, and a reflecting surface is provided. The light guide plate has a light emitting surface, a back surface, a first side, and a second side. The light emitting surface is opposite to the back surface, and the first side and the second side are connected between the light emitting surface and the back surface. The light conversion layer is disposed on the light emitting surface. The light source is disposed at the first side. The reflecting surface is located at the second side. An included angle between the reflecting surface and an extending direction of the light emitting surface is an acute angle. A light beam emitted by the light source enters the light guide plate through the first side, and is reflected by the reflecting surface after being transmitted through the light guide plate. | 12-31-2015 |
Yi-Ya Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20100096630 | Bottom-Gate Thin Film Transistor and Method of Fabricating the Same - A bottom-gate thin film transistor includes a gate electrode, a gate insulating layer and a microcrystalline silicon layer. The gate electrode is disposed on a substrate. The gate insulating layer is made up of silicon nitride and disposed on the gate electrode and the substrate. The microcrystalline silicon layer is disposed on the gate insulating layer and corresponds to the gate electrode, in which a contact interface between the gate insulating layer and the microcrystalline silicon layer has a plurality of oxygen atoms, and concentration of the oxygen atoms ranges between 10 | 04-22-2010 |
20110012114 | Bottom-Gate Thin Film Transistor and Method of Fabricating the Same - A bottom-gate thin film transistor includes a gate electrode, a gate insulating layer and a microcrystalline silicon layer. The gate electrode is disposed on a substrate. The gate insulating layer is made up of silicon nitride and disposed on the gate electrode and the substrate. The microcrystalline silicon layer is disposed on the gate insulating layer and corresponds to the gate electrode, in which a contact interface between the gate insulating layer and the microcrystalline silicon layer has a plurality of oxygen atoms, and concentration of the oxygen atoms ranges between 10 | 01-20-2011 |
Yu Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20120242622 | TOUCH MODULE - A touch module includes a panel device, an outer frame, and an optical sensor. The panel device includes an array substrate and a display panel having a touch surface. The array substrate is electrically connected to the display panel. The outer frame is disposed on the panel device. The optical sensor is disposed between the panel device and the outer frame, including a wire, at least one lens, a photosensitive chip, and a reflection mirror. The wire is formed on the array substrate. The lens is disposed between the display panel and the outer frame for guiding light transmitted from the touch surface. The photosensitive chip is electrically connected to one end of the wire. The reflection mirror is disposed above the photosensitive chip for reflecting the light guided by the lens to the photosensitive chip. | 09-27-2012 |
Yu-Jen Tseng, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20130270693 | Trace Layout Method in Bump-on-Trace Structures - A method and device for preventing the bridging of adjacent metal traces in a bump-on-trace structure. An embodiment comprises determining the coefficient of thermal expansion (CTE) and process parameters of the package components. The design parameters are then analyzed and the design parameters may be modified based on the CTE and process parameters of the package components. | 10-17-2013 |
20140077358 | Bump Structure and Method of Forming Same - An embodiment bump on trace (BOT) structure includes a contact element supported by an integrated circuit, an under bump metallurgy (UBM) feature electrically coupled to the contact element, a metal bump on the under bump metallurgy feature, and a substrate trace on a substrate, the substrate trace coupled to the metal bump through a solder joint and intermetallic compounds, a ratio of a first cross sectional area of the intermetallic compounds to a second cross sectional area of the solder joint greater than forty percent. | 03-20-2014 |
20140077359 | Ladder Bump Structures and Methods of Making Same - An embodiment ladder bump structure includes an under bump metallurgy (UBM) feature supported by a substrate, a copper pillar mounted on the UBM feature, the copper pillar having a tapering curved profile, which has a larger bottom critical dimension (CD) than a top critical dimension (CD) in an embodiment, a metal cap mounted on the copper pillar, and a solder feature mounted on the metal cap. | 03-20-2014 |
20140077360 | Interconnection Structure and Method of Forming Same - An embodiment bump on trace (BOT) structure includes a contact element supported by an integrated circuit, an under bump metallurgy (UBM) feature electrically coupled to the contact element, a metal ladder bump mounted on the under bump metallurgy feature, the metal ladder bump having a first tapering profile, and a substrate trace mounted on a substrate, the substrate trace having a second tapering profile and coupled to the metal ladder bump through direct metal-to-metal bonding. An embodiment chip-to-chip structure may be fabricated in a similar fashion. | 03-20-2014 |
20140077365 | Metal Bump and Method of Manufacturing Same - An embodiment bump structure includes a contact element formed on a substrate, a passivation layer overlying the substrate, the passivation layer having a passivation opening exposing the contact element a polyimide layer overlying the passivation layer, the polyimide layer having a polyimide opening exposing the contact element an under bump metallurgy (UMB) feature electrically coupled to the contact element, the under bump metallurgy feature having a UBM width, and a copper pillar on the under bump metallurgy feature, a distal end of the copper pillar having a pillar width, the UBM width greater than the pillar width. | 03-20-2014 |
20140117534 | Interconnection Structure - A structure comprises a first passivation layer formed over a substrate, a second passivation layer formed over the first passivation layer, wherein the second passivation layer includes a first opening with a first dimension, a bond pad embedded in the first passivation layer and the second passivation layer, a protection layer formed on the second passivation layer comprising a second opening with a second dimension, wherein the second dimension is greater than the first dimension and a connector formed on the bond pad. | 05-01-2014 |
20140167253 | Semiconductor Devices, Methods of Manufacture Thereof, and Packaged Semiconductor Devices - Semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices are disclosed. In one embodiment, a semiconductor device includes a substrate and conductive traces disposed over the substrate. Each of the conductive traces has a bottom region proximate the substrate and a top region opposite the bottom region. The top region has a first width and the bottom region has a second width. The second width is greater than the first width. | 06-19-2014 |
20140193952 | Methods for Metal Bump Die Assembly - Methods for assembling metal bump dies. In an embodiment, a method includes providing an integrated circuit die having a plurality of conductive terminals; depositing solder to form solder depositions on the conductive terminals; providing a substrate having a die attach region on a surface for receiving the integrated circuit die, the substrate having a plurality of conductive traces formed in the die attach region; aligning the integrated circuit die and the substrate and bringing the plurality of conductive terminals and the conductive traces into contact, so that the solder depositions physically contact the conductive traces; and selectively heating the integrated circuit die and the conductive terminals to a temperature sufficient to cause the solder depositions to melt and reflow, forming solder connections between the conductive traces on the substrate and the conductive terminals on the integrated circuit die. Various energy sources are disclosed for the selective heating. | 07-10-2014 |
20140252598 | Package Having Substrate with Embedded Metal Trace Overlapped by Landing Pad - A package and method of making the package are provided. An embodiment package includes an integrated circuit supporting a conductive pillar, a substrate having a landing pad on each embedded metal trace, a landing pad width greater than a corresponding embedded metal trace width, and a conductive material electrically coupling the conductive pillar to the landing pad. In an embodiment, the landing pad overlaps the metal trace in one direction. | 09-11-2014 |
20150325542 | CONDUCTIVE CONTACTS HAVING VARYING WIDTHS AND METHOD OF MANUFACTURING SAME - A bump structure includes a contact element formed on a substrate and a passivation layer overlying the substrate. The passivation layer includes a passivation opening exposing the contact element. The bump structure also includes a polyimide layer overlying the passivation layer and an under bump metallurgy (UBM) feature electrically coupled to the contact element. The polyimide layer has a polyimide opening exposing the contact element, and the under bump metallurgy feature has a UBM width. The bump structure further includes a copper pillar on the under bump metallurgy feature. A distal end of the copper pillar has a pillar width, and the UBM width is greater than the pillar width. | 11-12-2015 |
20150357301 | Bump Structure and Method of Forming Same - An embodiment bump on trace (BOT) structure includes a contact element supported by an integrated circuit, an under bump metallurgy (UBM) feature electrically coupled to the contact element, a metal bump on the under bump metallurgy feature, and a substrate trace on a substrate, the substrate trace coupled to the metal bump through a solder joint and intermetallic compounds, a ratio of a first cross sectional area of the intermetallic compounds to a second cross sectional area of the solder joint greater than forty percent. | 12-10-2015 |