Tantawy
Ahmed S. Tantawy, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20130138383 | SOLUTION FOR FULL SPEED, PARALLEL DUT TESTING - A system for use in automated test equipment. In one embodiment, the system includes a configurable integrated circuit (IC) programmed to provide test patterns and an interface to at least one device under test (DUT). The system also includes a connection to the at least one DUT, wherein the connection is coupled directly between the configurable IC and the at least one DUT. | 05-30-2013 |
Ahmed Sami Tantawy, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120191402 | FLEXIBLE STORAGE INTERFACE TESTER WITH VARIABLE PARALLELISM AND FIRMWARE UPGRADEABILITY - A system for use in automated test equipment. In one embodiment, the system includes a configurable integrated circuit (IC) programmable to provide test patterns for use in automated test equipment. The configurable IC includes a configurable interface core that is programmable to provide functionality of one or more protocol based interfaces for a device under test (DUT) and is programmable to interface with the DUT. The system also includes a connection configurable to couple the configurable IC to the DUT. | 07-26-2012 |
Hossam Hassan Tantawy, Morpeth GB
Patent application number | Description | Published |
---|---|---|
20110177993 | Process of Preparing a Particle - A process for preparing a particle, the particle having: (i) cleaning active; (ii) structurant having a glass transition temperature; and (iii) optionally, plasticizer; wherein the process includes the step of: (a) contacting the plasticizer, the structurant, and the cleaning active to form a mixture, and forming a particle from the mixture; (b) optionally, removing at least part of the plasticizer from the mixture and/or particle of step (a); wherein the structurant undergoes a glass transformation during step (a) to create an amorphous structure which stabilizes the cleaning active. | 07-21-2011 |
20130320575 | SPRAY-DRYING PROCESS - The present invention is to a process for preparing a spray-dried detergent powder comprising: (a) forming an aqueous detergent slurry in a mixer; (b) transferring the aqueous detergent slurry from the mixer to a pipe leading through a first pump and then through a second pump to a spray nozzle; (c) contacting a liquid detergent ingredient having a viscosity of less than 2 Pa·s to the aqueous detergent slurry in the pipe after the first pump and before the second pump to form a mixture; (d) spraying the mixture through the spray nozzle into a spray-drying tower; and (e) spray-drying the mixture to form a spray-dried powder, wherein a nitrogen-rich gas is introduced between the first and second pumps. | 12-05-2013 |
20130324452 | SPRAY-DRIED DETERGENT POWDER - The present invention is a spray-dried powder comprising: (i) from 20 to 80 wt % of a first spray-dried particle comprising less than 5 wt % sulphate, anionic detersive surfactant and having a bulk density of from 300 g/l to 450 g/l: and (ii) from 20 to 80 wt % of a second spray-dried particle comprising at least 45 wt % sulphate, 0 wt % to 15 wt % anionic detersive surfactant, and having a bulk density of from 350 g/l to 700 g/l. | 12-05-2013 |
20130324453 | METHOD FOR MAKING A PARTICLE COMPRISING SULPHATE - A process for making a particle comprising at least 45 wt % sulphate, from 0 wt % to 15 wt % anionic detersive surfactant, and having a bulk density of from 350 g/l to 700 g/l, comprising the steps of; (a) preparing an aqueous slurry comprising sulphate, and optionally detersive surfactant; (b) drying the particle; and wherein the sulphate added to the aqueous slurry has a volume average particle size of from 10 micrometers to 50 micrometers. | 12-05-2013 |
Rami Tantawy, Pasadena, CA US
Patent application number | Description | Published |
---|---|---|
20130314265 | Method for Reading out Multiple SRAM Blocks with Different Column Sizing in Stitched CMOS Image Sensor - A controlling console for moving elements such as trusses and winches. A console body has a display screen, and a processor which is programmed to produce an output screen on the display screen which accepts controls for controlling at least one movable device. The output screen includes a plurality of different logical blocks which are connected together. Values and conditions such as true, false, rising edge or error can be entered. The console arranges this into a flow arrangement. | 11-28-2013 |
Ramy Tantawy, Pasadena, CA US
Patent application number | Description | Published |
---|---|---|
20130341490 | Pinned Charge Transimpedance Amplifier - A system that has plural different photodetector circuits, each photodetector circuit including its own transfer gate, and each of the plural different photodetector circuits and transfer gates commonly connected to a first node. In amplifier is used which maintains a fixed voltage edits input. The amplifier Has a first capacitance to ground in a second capacitance as a feedback between its output and input. In one embodiment, there are 16 photodetector circuits connected to the single amplifier. In embodiments, the photodetector circuits can be located in one substrate while the amplifier is located in another substrate, and the amplifier also minimizes parasitics between the substrates. | 12-26-2013 |
20140077986 | Segmented Column-Parallel Analog-to-Digital Converter - A successive approximation A/D converter which includes a sub ranging classifier that receives an input signal and classifies said input signal according to plural different highest resolution bits, to determine a range of the input signal, and creating a set of most significant bits based on said range, said subranging classifier also setting and determining an offset based on said range, and a successive approximation A/D converted that converting lowest resolution parts of the input signal as adjusted by the offset. | 03-20-2014 |
Ramy Tantawy, Monrovia, CA US
Patent application number | Description | Published |
---|---|---|
20140263964 | CMOS Image Sensor with Column-wise Selective Charge-Domain Binning - An imaging device and method for operating the imaging device. Some embodiments comprise a pixel array configured as rows and columns of binning pixel units, each binning pixel unit including a plurality of photosensors that generate respective charge signals in response to incident light. Each binning pixel unit is configured to selectively bin the charge from at least two of the photosensors. The pixel array may be readout in a binning-pixel-unit row by binning-pixel-unit row basis. During readout of each binning pixel unit row, each binning pixel unit in the row is operable to selectively bin at least two of the charge signals therein based on a respective one of control signals provided to each of the binning pixel units in the row. In reading out a binning pixel unit row for a given image frame, a first binning pixel unit may perform in-pixel charge domain binning while a second binning pixel unit in the row may not bin the charge from the different photosensors therein. The respective control signals may be provided as a reset control signal coupled to the binning pixel units via respective vertical reset control lines, each of which is coupled to all of the binning pixel units in a respective column of binning pixel units, each reset control signal being operable to cause potential level resetting of a charge storage region in the binning pixel cell. | 09-18-2014 |
Ramy Salama Tantawy, Pasadena, CA US
Patent application number | Description | Published |
---|---|---|
20090072890 | BIAS CONTROL CIRCUITRY FOR AMPLIFIERS AND RELATED SYSTEMS AND METHODS OF OPERATION - Embodiments of the invention comprise methods, apparatuses and systems for a dynamic bias control circuit configured to dynamically bias an amplifier. The dynamic bias control circuitry includes four branches. Each of the four branches includes a transistor operably coupled in series between a current source and a reference voltage. Each branch also includes a storage element having a first terminal and a second terminal and configured for selectively coupling the first terminal to the reference voltage, selectively coupling the first terminal to a node located between the current source and a drain of the transistor, selectively coupling the second terminal to the node, and selectively coupling the second terminal to an output. | 03-19-2009 |