Shih-Lun
Shih-Lun Chen, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100330741 | FABRICATION METHOD FOR SYSTEM-ON-CHIP (SOC) MODULE - A fabrication method for a system-on-chip (SoC) module is provided. The fabrication method includes the steps of providing at least two SoC sub-modules and connecting the SoC sub-modules. The SoC sub-modules are electrically connected with each other by connection interfaces of the SoC sub-modules so as to form the SoC module. As the SoC sub-modules have been verified in advance, the time required for verifying the resulting SoC module can be significantly reduced. As for application-specific SoC modules, they are fabricated by connecting with application-specific SoC sub-modules via the appropriate connection interfaces. Thus, the time and costs for developing SoC modules can both be minimized. | 12-30-2010 |
20110096506 | MULTI-LAYER SOC MODULE STRUCTURE - A multi-layer system-on-chip (SoC) module structure is provided. The multi-layer SoC module structure includes at least two circuit board module layers and at least one connector module layer. Each connector module layer is sandwiched between and thus electrically connects two circuit board module layers such that the SoC module structure is formed by stacking. Each circuit board module layer is composed of at least one circuit board module while each connector module layer is composed of at least one connector module. Hence, the SoC module structure can be manufactured as a three-dimensional structure, thus allowing highly flexible connections within the SoC module structure. | 04-28-2011 |
20110181245 | UNITIZED CHARGING AND DISCHARGING BATTERY MANAGEMENT SYSTEM AND PROGRAMMABLE BATTERY MANAGEMENT MODULE THEREOF - The present invention discloses a unitized charging and discharging battery management system and a programmable battery management module thereof The unitized charging and discharging battery management system includes a smart battery module and a programmable battery management module, which has a universal loop and a control unit. The smart battery module has at least two smart batteries which are electrically connected by a plurality of switches and circuits of the universal loop to form a charging/discharging loop in series/parallel. The control unit monitors the charging and discharging status of the smart batteries to turn on or off the switches accordingly, so as to manage the smart batteries, thereby enhancing the overall power efficacy of the smart battery module. Besides, the service life of the smart battery module is also prolonged due to the simultaneous charging and discharging capability. | 07-28-2011 |
20110188210 | THREE-DIMENSIONAL SOC STRUCTURE FORMED BY STACKING MULTIPLE CHIP MODULES - A three-dimensional SoC structure formed by stacking multiple chip modules is provided. The three-dimensional SoC structure includes at least two vertical SoC modules and at least one connector module, wherein each connector module electrically connects two vertical SoC modules. Each vertical SoC module is constructed by stacking at least two chip modules vertically. Each chip module includes a module circuit board and at least one preset element. A recess is formed in each module circuit board and provided with a first connecting interface for electrically connecting with the corresponding at least one preset element. The at least two vertical SoC modules are connected by the connector module to form a three-dimensional SoC structure with multiple functions. Besides, the recesses formed in the module circuit boards provide effective heat dissipation paths for the preset elements. | 08-04-2011 |
Shih-Lun Chen, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20130088267 | APPARATUS FOR REDUCING SIMULTANEOUS SWITCHING NOISE - The invention provides an electronic device for reducing simultaneous switching noise (SSN). The electronic device includes: a driver, driving an external device according to an input signal, and including: an input end, receiving the input signal; a positive output end, coupled to an external capacitor of the external device; and a negative output end, coupled to a variable capacitor; and a loading calibration circuit, generating an adjusting signal to adjust a first capacitance of the variable capacitor so as to make the first capacitance approximately equal to a second capacitance of the external capacitor. | 04-11-2013 |
20130127508 | SIGNAL DELAY CIRCUIT AND SIGNAL DELAY METHOD - A signal delay circuit comprising: a first delay stage, for delaying a first input signal to generate a first delay signal; and a second delay stage, for cooperating with part of delay units of the first delay stage to delay the first delay signal to generate a second delay signal. The signal delay circuit selectively enables the delay stages of the first delay stage or the second delay stage, wherein the signal delay circuit mixes the first delay signal and the second delay signal to generate a first mixed signal when the first delay stage and the second delay stage are both enabled. | 05-23-2013 |
Shih-Lun Chen, Taipei TW
Patent application number | Description | Published |
---|---|---|
20150333753 | IO AND PVT CALIBRATION USING BULK INPUT TECHNIQUE - The present invention discloses an efficient way to match the impedance between a pull-up path and a pull-down path of an IO cell without using stacked devices on the output stage of the IO cell to save area and to achieve higher speed; back-gate (bulk or body) voltages of a pull-up transistor and a pull-down transistor of the IO cell can be respectively adjusted to a value to achieve the desired impedance values of the pull-up and pull-down paths. A central calibration unit can generate an impedance calibration code and distribute them to a local adjustable bias generator in each IO cell groups, wherein the local adjustable bias generator, which is embedded in a power or a ground pad, receives the impedance calibration code and generates bias voltages to the back-gates of the pull-up and pull-down transistors for setting impedance values of the pull-up and pull-down paths, respectively. | 11-19-2015 |
Shih-Lun Huang, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20140095569 | ORTHOGONAL CODE MATRIX GENERATION METHOD AND RELATED CIRCUIT THEREOF - An orthogonal code matrix generation method includes: establishing an N×N orthogonal code matrix, wherein an inner product of every two rows of the orthogonal code matrix is 0, and each column of the orthogonal code matrix has a summation of elements equal to a same value, wherein N is a power of 4; and using the N×N orthogonal code matrix as a basic unit to establish a target orthogonal code matrix. An orthogonal code matrix generation circuit includes: an N×N orthogonal code matrix generator, arranged for establishing an N×N orthogonal code matrix, wherein an inner product of every two rows of the orthogonal code matrix is 0, each column of the orthogonal code matrix has a summation of elements equal to a same value; and a target orthogonal code matrix generator, arranged for using the N×N orthogonal code matrix as a basic unit to establish a target orthogonal code matrix. | 04-03-2014 |
Shih-Lun Huang, Pingzhen City TW
Patent application number | Description | Published |
---|---|---|
20140069802 | APPARATUS AND METHODS FOR PHYSICAL VAPOR DEPOSITION - This disclosure provides systems, methods, and apparatus related to physical vapor deposition. In one aspect, an apparatus includes a magnet assembly including a magnet element, a substrate holder configured to hold a substrate, a target holder configured to hold a target positioned between the magnet assembly and the substrate, a motor configured to move the magnet assembly across a face of the substrate, and a controller. The controller includes program instructions for conducting a process including moving the magnet assembly across the face of the substrate using the motor to sputter material from the target onto the substrate. The material sputtered onto the substrate may have a substantially uniform thickness. | 03-13-2014 |
Shih-Lun Huang, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20150205408 | MULTI-CHANNEL SENSING SYSTEM AND OPERATING METHOD THEREOF - A multi-channel sensing system and operating method thereof are disclosed. The multi-channel sensing system includes a transceiver, emitting electrodes, and a receiving electrode. The transceiver includes a spreading code generator and a modulator. The spreading code generator generates a non-orthogonal spreading code through an invertible matrix and then the modulator modulates a data signal to spreading signals according to the non-orthogonal spreading code. The emitting electrodes, corresponding to sensing channels respectively, emit the spreading signals at the same time to pass through corresponding sensing channels respectively, and the spreading signals are converted into coupled signals by capacitive coupling. The receiving electrode receives the coupled signals and generates a received signal according to the coupled signals. | 07-23-2015 |
Shih-Lun Lin, New Taipei TW
Patent application number | Description | Published |
---|---|---|
20160065488 | ELECTRONIC DEVICE FOR ADJUSTING COMPUTING RESOURCES AND METHOD THEREOF - A method for adjusting computing resources when browsing a webpage includes opening a webpage for browsing, obtaining a source code of the webpage, analyzing contents of the source code, setting anchor points of the webpage according to the analyzed contents of the source code to divide the webpage into a number of layers, estimating an amount of computing resources required for browsing each layer of the webpage, determining browsing operations of a user on the webpage, and providing the computing resources for browsing the layers according to the determined browsing operations, the established anchor points, and the estimated amount of computing resources of each layer. An electronic device for adjusting computing resources when browsing a webpage is also provided. | 03-03-2016 |