Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees

Shibayama, Kawasaki

Naoya Shibayama, Kawasaki JP

Patent application numberDescriptionPublished
20100123503Variable delay circuit, variable delay circuit controlling method, and input/output circuit - A variable delay circuit includes: a first delay section that changes a first drive capability or a first capacity load, receives the reference signals, and generates a first delayed signal by giving a first delay to the reference signal; a second delay section that changes a second drive capability or a second capacity load of the second delay section, receives the reference signal, and generates a second delayed signal by giving a second delay to the reference signal; a first capacity load setting section that sets at least one of the first capacity load and the second capacity load; a first phase comparing section that compares a first phase of the first delayed signal with a second phase of the second delayed signal; and a drive capability setting section that controls the first drive capability and the second drive capability.05-20-2010
20100214013REFERENCE SIGNAL GENERATING CIRCUIT - According to an aspect of the invention, a reference signal generating circuit includes a band gap reference main unit that includes a first cascode current mirror unit having a plurality of first conductive-type transistors; a second cascode current mirror unit having a plurality of second conductive-type transistors; a reference unit that uses a band gap to generate a reference signal; a first bias voltage generating unit that generates a bias voltage of the second cascode current mirror unit; a second bias voltage generating unit that generates a bias voltage of the first cascode current mirror unit; and an output unit that generates a reference signal based upon an output of the band gap reference main unit to generate and outputs the reference signal, wherein the second cascode current mirror unit is connected between the first cascode current mirror unit and the reference unit.08-26-2010

Tsukasa Shibayama, Kawasaki JP

Patent application numberDescriptionPublished
20080266698STORAGE APPARATUS AND POWER-SAVING CONTROL METHOD OF STORAGE APPARATUS - Access to the physical disks is differentiated as access from a host computer, and access based on processing (data migration processing, copy processing) for storage management. Whether to switch the state of the physical disks from a normal power consumption mode to a power saving mode is determined according to the access from the host computer after the access based on processing for storage management is complete, and the state of the physical disks are switched from the normal power consumption mode to the power saving mode based on the determination result.10-30-2008
20090077331Data migration and copying in a storage system with dynamically expansible volumes - When migrating data stored in a storage region assigned to a volume to another storage region, the connection status of the host computer and volume is confirmed. When the host computer and volume are connected, the maximum capacity of the volume requested by the host computer is reserved so that it is exclusively secured in another storage region to which data is to be migrated, and when the host computer and volume are not connected, the current capacity of the volume is reserved so that it is exclusively secured in another storage region.03-19-2009
20090077336STORAGE SYSTEM AND STORAGE SYSTEM DATA MIGRATION METHOD - This storage system modifies the migration plan in accordance with the state of the migration destination when a plurality of volumes are migrated all at once. Migration-source volumes are migrated collectively to volumes inside the migration-destination storage apparatus. The user can make settings related to migration-source volumes and migration-destination volumes in a migration plan, and can establish a mid-process control plan for modifying the migration plan in the middle of processing. If a failure occurs in the migration-destination storage apparatus subsequent to the commencement of data migration processing, a processing method controller either cancels or temporarily halts the data migration processing, or changes the migration destination, on the basis of the mid-process control plan. When changing the migration destination, a previously selected alternate storage apparatus is selected as the new migration-destination storage apparatus. When a failure occurs in the alternate storage apparatus, yet another alternate storage apparatus is selected.03-19-2009
20090240867Data processing system and storage area allocation method thereof - When creating a storage pool with external volumes, it is not possible to put together the volumes that have the same level of reliability if consideration is only given to the physical attributes of such volumes. Further, the reliability demanded between a host computer and a storage apparatus does not necessarily match the reliability between storage apparatuses. When creating a storage pool in the data processing system of this invention, not only is consideration given to the characteristics of the physical disks themselves, consideration is also given to the connection status of the backend network between a storage apparatus and a switch loaded with external storage function, and an external storage apparatus. What is more, volumes are allocated to a host machine after said system considers both the redundancy of a backend network of between storage apparatuses and that of a network path between the host machine and storage apparatus.09-24-2009
20100332784STORAGE SYSTEM AND STORAGE SYSTEM DATA MIGRATION METHOD - This storage system modifies the migration plan in accordance with the state of the migration destination when a plurality of volumes are migrated all at once. Migration-source volumes are migrated collectively to volumes inside the migration-destination storage apparatus. The user can make settings related to migration-source volumes and migration-destination volumes in a migration plan, and can establish a mid-process control plan for modifying the migration plan in the middle of processing. If a failure occurs in the migration-destination storage apparatus subsequent to the commencement of data migration processing, a processing method controller either cancels or temporarily halts the data migration processing, or changes the migration destination, on the basis of the mid-process control plan. When changing the migration destination, a previously selected alternate storage apparatus is selected as the new migration-destination storage apparatus. When a failure occurs in the alternate storage apparatus, yet another alternate storage apparatus is selected.12-30-2010

Patent applications by Tsukasa Shibayama, Kawasaki JP

Yoshiaki Shibayama, Kawasaki JP

Patent application numberDescriptionPublished
20090297163Reference-clock selection circuit and reference-clock selection method - A reference-clock selection circuit for a communication interface apparatus in which signals are input via a plurality of channels includes an insertion-stuff-bit-amount monitoring unit that monitors an insertion stuff bit amount to be inserted in the signal; a channel detecting unit that detects a channel where the insertion stuff bit amount inserted in the signal matches an insertion stuff bit amount of a reference signal from a reference clock oscillator; and a reference-clock selecting unit that selects the detected channel as a reference clock for network synchronization of a connected network.12-03-2009

Patent applications by Yoshiaki Shibayama, Kawasaki JP