Shailendra
Shailendra Bansropun, Palaiseau FR
Patent application number | Description | Published |
---|---|---|
20150180108 | PASSIVE MICROELECTRONIC COMPONENTS, CAPABLE OF ALLOWING A RADIO-FREQUENCY OR HYPER-FREQUENCY SIGNAL TO TRAVEL IN A SINGLE DIRECTION - A passive radiofrequency microelectronic components for an integrated circuit which includes a dielectric substrate and at least one metal conductive layer positioned on said substrate. The conductive layer including at least one first metal conductive portion and a second metal conductive portion separated by an insulation. A microelectronic component according to the invention includes at least one graphene layer positioned so that a radiofrequency or hyperfrequency signal crosses said at least one graphene layer when it is transmitted between said first metal conductive portion and said second metal conductive portion, said graphene layer being able, when it is subject to an electric potential, to transmit said radiofrequency or hyperfrequency signal along a first direction and to attenuate said radiofrequency or hyperfrequency signal along a second direction opposite to said first direction. | 06-25-2015 |
Shailendra Bansropun, Paris FR
Patent application number | Description | Published |
---|---|---|
20080210864 | Local Injector of Spin-Polarized Electrons with Semiconductor Tip Under Light - The invention is directed to a spin-polarized electron injector using a semiconductor tip, in which tip the injected electrons are photocreated by a circularly polarized light excitation incident on the rear of the tip. This tip is supported by a transparent lever or cantilever and undergoes a surface treatment for the purpose of removing the surface oxide layer, to prevent said layer from reforming and to improve the proportion of injected electrons. | 09-04-2008 |
Shailendra Baviskar, Maharashtra IN
Patent application number | Description | Published |
---|---|---|
20100146660 | PROCESS FOR MICROPROPAGATION OF POGOSTEMON CABLIN FROM A MERISTEMATIC EXPLANT - The present invention provides a commercially viable process for in vitro propagation of patchouli ( | 06-10-2010 |
Shailendra Baxi, San Mateo, CA US
Patent application number | Description | Published |
---|---|---|
20110218813 | CORRELATING AND MAPPING ORIGINAL ORDERS WITH NEW ORDERS FOR ADJUSTING LONG RUNNING ORDER MANAGEMENT FULFILLMENT PROCESSES - A computer-readable medium, computer-implemented method, and system are provided. In one embodiment, a new order header object and an original order header object that share a source order number are selected, and one or more new order line objects based on the new order header object are also selected. One or more original order line objects based on the original order header object are selected and the one or more new order line objects and the one or more original order line objects are compared. Where a new order line object and an original order line object match, a reference identity of the new order line object is set to an identity of an original order line object. | 09-08-2011 |
Shailendra Bhadane, Jalgaon IN
Patent application number | Description | Published |
---|---|---|
20150111038 | AMIDES OF 2-AMINO-4-ARYLTHIAZOLE COMPOUNDS AND THEIR SALTS - The present disclosure is directed to salts of N-{4-[2,4-difluoro-3-(trifluoromethyl)phenyl]-1,3-thiazol-2-yl}dimethyl-2,4-dioxo-1,2,3,4-tetrahydrothieno[2,3-d]pyrimidin-5-yl)acetamide and process for the preparation thereof (formula II). | 04-23-2015 |
Shailendra Borale, Tinton Falls, NJ US
Patent application number | Description | Published |
---|---|---|
20100161769 | Method and System for Virtual LAN Media Access Control Trouble Diagnostics - Described herein are systems and methods for automatically troubleshooting problems related to Media Access Control (“MAC”) address limit problems within a virtual local area network (“VLAN”). An exemplary method includes identifying a media access control (“MAC”) address alert within a network, referencing a translation table of a plurality of MAC addresses to detect a whether a number of MAC addresses in the network exceeds a threshold number, and providing a solution for the MAC address alert. An exemplary system includes a rules building engine for identifying a media access control (“MAC”) address alert within a network, referencing a translation table of a plurality of MAC addresses to detect a whether a number of MAC addresses in the network exceeds a threshold number, and providing a solution for the MAC address alert. A further exemplary embodiment is related to a computer readable storage medium storing a set of instructions executable by a processor, the set of instructions being operable to identify a media access control (“MAC”) address alert within a network, reference a translation table of a plurality of MAC addresses to detect a whether a number of MAC addresses in the network exceeds a threshold number, and provide a solution for the MAC address alert. | 06-24-2010 |
Shailendra Chafekar, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20090204837 | Power control system and method - An efficient and effective power control system method are described with expedited recovery from a reduced power state. In one embodiment, a present invention power control system includes performing a reduced power detection process for detecting a reduced power state, wherein the reduced power state is associated with an expedited recovery; performing a reduced power state entry process; performing a recovery detection process for detecting a recover indication event; and performing an expedited recovery process in accordance with detection of a recovery indication event. The reduced power state entry process comprises saving an expedited recovery information in registers of an always on domain and putting an external memory in self refresh mode to preserve a system context while a chip is turned off. The expedited recovery process comprises determining whether to proceed with the expedited recovery process; initializing memory controller registers and directing memory controller to exit self refresh; validating system context recovered from memory using keys stored in an always on domain; jumping to recovery instructions in memory; restoring operating system information and returning to operating system control. | 08-13-2009 |
20090259863 | RESPONDING TO INTERRUPTS WHILE IN A REDUCED POWER STATE - To reduce power consumption, a processor can be placed into a reduced power state. Before doing so, interrupt events can be designated as wakeup events. While the processor is in the reduced power state, if an event designated as a wakeup event occurs, then a signal is directed to a wakeup event handler instead of to an interrupt handler. In response to the signal, the wakeup event handler causes power to be restored to the processor, so that the event can be subsequently serviced. | 10-15-2009 |
Shailendra Deva, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20100262744 | MULTI-INTERFACE MULTI-CHANNEL MODULAR HOT PLUG I/O EXPANSION - A device includes a connector having first and second signal pins adapted to, when the connector is being connected to a mating connector of another device, make a first connection using the first signal pin prior to making a second connection using the second signal pin, a first circuit operatively coupled to the first signal pin and configured to identify at least three pre-determined signal patterns receivable from the another device using the first connection, wherein each of the at least three pre-determined signal patterns corresponds to one of at least three pre-determined interface protocols, and a second circuit operatively coupled to the first circuit and the second signal pin, wherein the second circuit is configured, responsive to the first circuit identifying a pre-determined signal pattern of the at least three pre-determined signal patterns, to interface with the another device using at least the second signal pin, wherein to interface with the another device is according to a pre-determined interface protocol corresponding to the pre-determined signal pattern, wherein configuring the second circuit responsive to the first circuit identifying the pre-determined signal pattern is prior to the second signal pin making the second connection. | 10-14-2010 |
Shailendra Dusaj, Towaco, NJ US
Patent application number | Description | Published |
---|---|---|
20120137434 | Mattress Encasement - A mattress encasement and method protect against the migration of bed bugs into and out of a mattress. The mattress is encased within encasement members constructed of a material resistant to the migration of bed bugs through the material. The encasement members are joined together along perimetric edges by the engagement of a zipper provided with a peripheral length greater than a perimetric length of each perimetric edge. With the zipper engaged fully along its peripheral length, the difference between the peripheral length of the zipper and the perimetric lengths overlaps an inner segment of the zipper adjacent one terminal end of the zipper with an outer segment of the zipper adjacent the other terminal end of the zipper, to complete a barrier against the migration of bed bugs into and out of the encased mattress through either one of the terminal ends of the zipper. | 06-07-2012 |
Shailendra Gupta, 3133 At Vlaardingen NL
Patent application number | Description | Published |
---|---|---|
20140356512 | Mixing Apparatus and Method of Preparing Edible Dispersions - Disclosed is a mixing apparatus which is characterized by a specific range of cavity diameters in combination with a specific range for the size of the inner element (i.e. the maximum diameter, typically of the rotor). Said mixing apparatus provides good shear and distributive mixing with low energy dissipation (i.e. low temperature increase of the mixture due to the mixing process) and allows the manufacture of edible dispersions at a wide range of mixture throughput levels. Also disclosed is a process using said mixing apparatus for the manufacture of edible dispersions. | 12-04-2014 |
Shailendra Kumar, La Jolla, CA US
Patent application number | Description | Published |
---|---|---|
20160033532 | MAMMALIAN PROTEIN CO-RECOGNITION BY BROADLY NEUTRALIZING ANTIBODIES AS MODIFIED IMMUNOGENS FOR RE-ELICITATION - The present invention relates to using HIV-1 broadly neutralizing antibodies to screen for glycan-dependent or protein-dependent self reactivities inherent in these mutated antibodies, and defining this cross recognition at the molecular level, and utilizing the information to re-elicit trimer-specific and/or N-glycan-dependent or protein-surface-dependent broadly neutralizing antibodies and therapeutic applications thereof. | 02-04-2016 |
Shailendra Kumar, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20150067150 | SYSTEMS AND METHODS FOR PROACTIVE MEDIA DATA SHARING - In some embodiments, a computer implemented method, a system, and/or a non-transitory computer readable medium can receive an actionable rule that represents user intent to share media data. The actionable rule can be analyzed to determine a set of conditions and a set of actions included in the actionable rule. The actionable rule, including the set of conditions and the set of actions, can be stored in a rule database. Context data can be acquired from a context database. Whether or not the set of conditions is satisfied based on the acquired context data can be determined. The set of actions can be executed when the set of conditions is satisfied based on the acquired context data. In some cases, executing the set of actions can include, at least in part, initiating a sharing of the media data with at least one target system. | 03-05-2015 |
Shailendra Langade, Mumbai IN
Patent application number | Description | Published |
---|---|---|
20130110733 | Role-Aligned Competency And Learning Management System | 05-02-2013 |
Shailendra Rakhecha, Kolkata IN
Patent application number | Description | Published |
---|---|---|
20140148075 | Entertainment Device - An entertainment device comprising an apparel ( | 05-29-2014 |
Shailendra Sharad, Greater Noida IN
Patent application number | Description | Published |
---|---|---|
20110273923 | PASS-GATED BUMP SENSE AMPLIFIER FOR EMBEDDED DRAMS - A sensing circuit for use in a semiconductor memory device includes first and second conducting lines for conducting a bit signal to and from a memory cell. The circuit further includes a sense amplifier coupled to the first and second conducting lines for sensing a bit signal, a charge storing element for generating a predefined potential, and first and second switching element respectively coupled to the first and second conducting lines. The first and second switching elements are selectively controllable to connect the first and second conducting line to the charge storing element so as to induce the generated predefined voltage on the first or second conducting lines. | 11-10-2011 |
20130083590 | SENSE AMPLIFIER USING REFERENCE SIGNAL THROUGH STANDARD MOS AND DRAM CAPACITOR - A memory circuit includes a first memory cell node capacitor, a first memory cell node transistor, a second memory cell node having a second memory cell node capacitor and a second memory cell node transistor, and a pre-charging circuit for pre-charging the first and second memory cell nodes to first and second voltage levels, respectively. The circuit includes a reference memory cell having first and second reference cell transistors with an equalizing transistor between, and a sense amplifier that detects a potential difference between reference bit lines from the reference memory cell and the first or second memory cell node, respectively. The reference cell transistors and equalizing transistor perform a first voltage equalization of the memory cell nodes at a predetermined voltage and a second voltage equalization of the memory cell nodes based on first or second reference signals respectively input to the first or second reference cell transistor. | 04-04-2013 |
Shailendra Singh, Allahabad IN
Patent application number | Description | Published |
---|---|---|
20090307876 | ELEVATOR LOAD BEARING TERMINATION ASSEMBLY - A socket device ( | 12-17-2009 |
Shailendra Singh, Unnao IN
Patent application number | Description | Published |
---|---|---|
20090122855 | Systems and Methods for Mitigating the Effects of Upstream Far-End Cross Talk - Systems and methods for mitigating the effects of self-FEXT within an xDSL system are described. At least one embodiment is a method for reducing self-induced far end crosstalk (self-FEXT) in a multiple input multiple output (MIMO) digital subscriber line (xDSL) system. The method comprises deriving an initial value for an off-diagonal multiple input multiple output canceller (ODMC) while the ODMC is inactive and while in data mode. The method further comprises activating the initial ODMC and converging towards an steady-state value for the ODMC by performing an adaptive algorithm to maximize the Shannon's capacity of the system and to reduce upstream self-FEXT. The method also comprises performing bit loading and updating a frequency domain equalizer (FEQ). | 05-14-2009 |