Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Ryan Andrew Jurasek, S. Burlington US

Ryan Andrew Jurasek, S. Burlington, VT US

Patent application numberDescriptionPublished
20090174449DRIVING CIRCUIT SLEW RATE COMPENSATION METHOD - An apparatus for compensating slew rate of a driving circuit includes: a first circuit, for receiving an edge transition from the driving circuit and generating a first pulse proportional to an actual slope of the edge transition; a second circuit, for receiving an ideal edge transition of the driving circuit and generating a second pulse proportional to an ideal slope of the ideal edge transition; a comparison circuit, coupled to the first circuit and the second circuit, for comparing an extreme value of amplitude of the first pulse with an extreme value of amplitude of the second pulse to produce a comparison signal; and a control circuit, coupled to the comparison circuit, for increasing or decreasing the slew rate of the driving circuit according to the comparison signal.07-09-2009
20090195073SYSTEM AND APPARATUS FOR GENERATING IDEAL RISE AND FALL TIME - A system for generating an ideal rise or fall time includes: a first current source, for providing a first current; an adjustable capacitive component, coupled to the first current source, for generating an output signal according to a total capacitance controlled by a comparison signal; a signal conversion circuit, coupled to the adjustable capacitive component, for restoring charges stored in the adjustable capacitive component to a predetermined value when a voltage level of the output signal reaches a reference value to generate a clock-like signal; and a comparison circuit, coupled to the signal conversion circuit and the adjustable capacitive component, for comparing a period of the clock-like signal with a reference period of a reference clock signal and generating the comparison signal to adjust the total capacitance of the adjustable capacitive component when periods are not the same.08-06-2009
20090237146Dynamic Voltage Pump Circuit and Method of Dynamically Generating an Output Supply Voltage Thereof - A dynamic voltage pump circuit includes a first stage voltage pump, a second stage voltage pump, a limiter, and a comparator. The first stage voltage pump generates an intermediate supply voltage according to an input supply voltage and a pump signal. The second stage voltage pump generates an output supply voltage according to the intermediate supply voltage, the pump signal, and an enable signal; the second stage voltage pump is enabled and disabled when the enable signal is asserted and de-asserted, respectively. The limiter controls the pump signal according to a comparison of the output supply voltage with a first reference voltage. The comparator compares the first reference voltage with a second reference voltage to generate the enable signal, and can assert the enable signal when the desired output supply voltage exceeds the maximum possible intermediate supply voltage generated by the first stage voltage pump.09-24-2009
20090261801LOW-VOLTAGE CURRENT REFERENCE AND METHOD THEREOF - A low-voltage current reference providing a current being substantially constant with temperature includes a low voltage bandgap, a start circuit coupled to the low voltage bandgap, and a current summer coupled to the low voltage bandgap and to the start circuit. The low voltage bandgap is for providing a constant voltage reference, and the start circuit is for starting the low voltage bandgap from a non-start mode and for providing a proportional to absolute temperature (PTAT) current reference. The current summer is for providing a constant current reference according to the constant voltage reference and the PTAT current reference.10-22-2009
20090261870POWER-ON DETECTION CIRCUIT FOR DETECTING MINIMUM OPERATIONAL FREQUENCY - A power-on detection circuit for detecting a minimum operational frequency includes: an oscillating circuit, which includes: a ring oscillator, for generating a first oscillating signal; and a high pass filter for filtering the first oscillating signal to generate a second oscillating signal. The power-on detection circuit also includes a rectification device, coupled to the high pass filter, for generating a logic signal once the second oscillating signal reaches a certain frequency.10-22-2009
20100231265METHOD FOR DETECTING MINIMUM OPERATIONAL FREQUENCY - A method of detecting a minimum operational frequency includes: generating a signal that becomes an oscillating signal at a first predetermined frequency; and generating a logic signal to provide a level transition when a frequency of the oscillating signal reaches a second predetermined frequency corresponding to the minimum operational frequency. The logic signal is generated by: providing a transistor that is activated at the second predetermined frequency; providing a capacitor; storing charges in the capacitor when the oscillating signal is below the second predetermined frequency; discharging the capacitor when the transistor is activated by the oscillating signal; and outputting the logic signal when the capacitor discharges.09-16-2010
20110080771DRAM POSITIVE WORDLINE VOLTAGE COMPENSATION DEVICE FOR ARRAY DEVICE THRESHOLD VOLTAGE AND VOLTAGE COMPENSATING METHOD THEREOF - The configurations of a DRAM positive wordline voltage compensation device and a voltage compensating method thereof are provided in the present invention. The proposed device includes a comparator having a first input terminal receiving a positive wordline voltage feedback signal, a second input terminal receiving a compensating reference of array device threshold voltage and an output terminal generating a first enable signal, an oscillator receiving the first enable signal and generating an oscillating signal when the first enable signal is active and a charge pump having a first input terminal receiving a second enable signal, a second input terminal receiving the oscillating signal and an output terminal generating a positive wordline voltage being a sum of a bitline high voltage, an array device threshold voltage and a voltage margin.04-07-2011
20110084742DYNAMIC CURRENT SUPPLYING PUMP - A pump system that can dynamically increase its current capability includes: a pump circuit, for producing an output voltage; an oscillator, for driving the pump circuit to pump at a particular frequency according to a pump enable signal; a limiter, coupled to both the oscillator and the output voltage fed back from the pump circuit, for generating the pump enable signal to the oscillator according to the output voltage feedback signal; and an edge timer, coupled to both the oscillator and the pump enable signal, for driving the oscillator to operate at an increased frequency according to a threshold parameter of the pump enable signal.04-14-2011
20110085402BANK RE-ASSIGNMENT IN CHIP TO REDUCE IR DROP - A chip system that has reduced power consumption under specific operational modes includes: a DDR3 chip that includes: a plurality of pads, disposed at the centre of the DDR3 chip; and an array of banks, each bank having a specific logical address, surrounding the pads. The chip system further includes: a clock, coupled to the DDR3 chip, for controlling a rate of data transmission; and a memory controller, coupled to the clock, for coordinating transmitted data with relevant processes, and for selectively reassigning the bank logical addresses according to a specific operational mode.04-14-2011
20110089999DYNAMIC ENABLING PUMP FOR POWER CONTROL - A voltage generation system that can dynamically calibrate a time period for enabling the system includes: a voltage generation circuit, for providing an output voltage; an oscillator, coupled to the voltage generation circuit, for driving the voltage generation circuit to generate the output voltage at a specific frequency according to an enable signal; a limiter, coupled to the oscillator and the output voltage fed back from the voltage generation circuit, for generating the enable signal to the oscillator according to the output voltage; and an enable controller, coupled to the limiter, the oscillator, the voltage generation circuit and the enable signal generated by the limiter, for enabling the limiter, the oscillator and the voltage generation circuit according to an estimated time between enable signals, wherein the estimated time is dynamically calibrated.04-21-2011
20110102057TEMPERATURE AND PROCESS DRIVEN REFERENCE - A reference voltage generation circuit for generating a reference voltage that can adaptively depend on temperature and process includes: a comparator, having a process, temperature and voltage (PVT) insensitive reference as a first input, and a feedback of the output as a second input, for generating a voltage reference output; a first resistor, coupled to the output of the operational amplifier; a second and a third variable resistor coupled in parallel, and coupled between the first resistor and ground; and a transistor, coupled between the third variable resistor and ground.05-05-2011
20110102087DC SLOPE GENERATOR - A system for generating a tunable DC slope includes: a first stage, supplied with an external voltage, for receiving a process, voltage and temperature (PVT) insensitive reference voltage and generating a voltage independent current; a second stage, coupled to the first stage and supplied with the external voltage, for generating a voltage dependent current and summing the voltage dependent current and the voltage independent current to generate a sloped voltage; and a third stage, coupled to the second stage and supplied with the external voltage, for amplifying the sloped voltage, and tapping the resultant sloped voltage at a desired point for generating the output DC slope.05-05-2011

Patent applications by Ryan Andrew Jurasek, S. Burlington, VT US