Prikhodko
Dima Prikhodko, Burlington, MA US
Patent application number | Description | Published |
---|---|---|
20080203478 | High Frequency Switch With Low Loss, Low Harmonics, And Improved Linearity Performance - A switch element includes a field effect transistor (FET) structure formed on a substrate, the FET structure having a drain, a gate and a source, the drain having a drain capacitance, the gate having a gate capacitance, the source having a source capacitance and an electrical connection to couple the drain capacitance, gate capacitance and the source capacitance to the substrate. | 08-28-2008 |
20080284520 | System And Method For Power Detection In A Power Amplifier - A system for detecting power output of a power amplifier includes a first power detector configured to detect a forward power output of a power amplifier, the first power detector configured to provide a first power detector output, and a second power detector configured to receive a collector parameter signal and detect a collector parameter therefrom, the second power detector also configured to provide a second power detector output. | 11-20-2008 |
Dima Prikhodko, Reading, MA US
Patent application number | Description | Published |
---|---|---|
20090318093 | System And Method For Power Detection In A Power Amplifier Using An Adjustable Load - A power amplifier system includes a first power detector configured to detect a forward power output of a power amplifier, the first power detector configured to provide a first power detector output and an adjustable load coupled to the output of the power amplifier and configured to receive the first power detector output, the adjustable load configured to provide an adjustable impedance at the output of the power amplifier in response to one of the output of the power amplifier and the first power detector output. | 12-24-2009 |
Dima Prikhodko, Woburn, MA US
Patent application number | Description | Published |
---|---|---|
20090015347 | Switching device with selectable phase shifting modes for reduced intermodulation distortion - According to one exemplary embodiment, a switching device with phase selection terminals to select between at least two phase shifting modes to reduce intermodulation distortion in the switching device includes a first phase selection terminal to select a first phase shifting mode of the switching device by enabling a first transmission line in a first phase shifting switching branch coupled to an input of the switching device. The switching device further includes a second phase selection terminal to select a second phase shifting mode of the switching device by enabling a second phase shifting switching branch coupled to the switching device input. The intermodulation distortion in the switching device is reduced by selecting one of the first and second phase shifting modes. The first transmission line is enabled by enabling a FET coupled in series with the first transmission line in the first phase shifting switching branch. | 01-15-2009 |
20090015508 | Switching device with reduced intermodulation distortion - According to one exemplary embodiment, a switching device with phase selection terminals to select between at least two phase shifting modes to reduce intermodulation distortion in the switching device includes a first phase selection terminal to select a first phase shifting mode of the switching device by enabling a first phase shifter in a first phase shifting switching branch coupled to an input of the switching device. The switching device further includes a second phase selection terminal to select a second phase shifting mode of the switching device by enabling a second phase shifting switching branch coupled to the switching device input. The intermodulation distortion in the switching device is reduced by selecting one of the first and second phase shifting modes. The switching device may further include a number of FETs coupled in series between an output of the switching device and the first and second phase shifting switching branches. | 01-15-2009 |
20110151776 | COMPACT LOW LOSS HIGH FREQUENCY SWITCH WITH IMPROVED LINEARITY PEROFRMANCE - A switch element includes a switch device having a drain, a source and a plurality of gates, and at least one additional interconnect located between the plurality of gates, the additional interconnect operative to establish a constant potential between the at least two gates. | 06-23-2011 |
20120190313 | COMPACT SWITCH WITH ENHANCED LINEARITY PERFORMANCE - A switch element includes a switch device having a drain, a source and a plurality of gates, and at least one additional interconnect located between the plurality of gates, the additional interconnect operative to establish a constant potential between the at least two gates. | 07-26-2012 |
Dima P. Prikhodko, Reading, MA US
Patent application number | Description | Published |
---|---|---|
20110309883 | Integrated Linear Power Detection In An RF Power Amplifier - A radio frequency (RF) power amplifier system having a power detection feature includes a balanced power amplifier, an in-phase branch current detector, an out-of-phase branch current detector, and detection circuitry. The balanced power amplifier includes a phase splitter, an in-phase power amplifier branch, an out-of-phase power amplifier branch, and a phase combiner. The in-phase branch current detector provides an indication of current in the in-phase power amplifier branch. The out-of-phase branch current detector provides an indication of current in the out-of-phase power amplifier branch. The detection circuitry combines the indications of current in the in-phase and out-of-phase power amplifier branches to produce an indication of current in the balanced power amplifier. | 12-22-2011 |
Dimitri Prikhodko, Reading, MA US
Patent application number | Description | Published |
---|---|---|
20120038436 | REDUCING COUPLING COEFFICIENT VARIATION USING INTENDED WIDTH MISMATCH - A coupler is presented that has high-directivity and low coupling coefficient variation. The coupler includes a first trace with a first edge substantially parallel to a second edge and substantially equal in length to the second edge. The first trace includes a third edge substantially parallel to a fourth edge. The fourth edge is divided into three segments. The outer segments are a first distance from the third edge. The middle segment is a second distance from the third edge. Further, the coupler includes a second trace, which includes a first edge substantially parallel to a second edge and substantially equal in length to the second edge. The second trace includes a third edge substantially parallel to a fourth edge. The fourth edge is divided into three segments. The outer segments are a first distance from the third edge. The middle segment is a second distance from the third edge. | 02-16-2012 |
Dmitri Prikhodko, Reading, MA US
Patent application number | Description | Published |
---|---|---|
20110316646 | SANDWICH STRUCTURE FOR DIRECTIONAL COUPLER - A sandwich strip coupled coupler implemented in a multi-layer substrate, such as a multi-layer printed circuit board. In one example, the sandwich strip coupled coupler includes a main arm having a first main arm section and a second main arm section disposed above the first main arm section, the first and second main arm sections being electrically connected together, and a coupled arm disposed between the first and second main arm sections, the first main arm section, the coupled arm and the second main arm section forming a sandwich structure. | 12-29-2011 |
20120032735 | REDUCING COUPLING COEFFICIENT VARIATION BY USING CAPACITORS - A coupler is presented that has high-directivity and low coupling coefficient variation. The coupler includes a first trace associated with a first port and a second port. The first port is configured substantially as an input port and the second port is configured substantially as an output port. The coupler further includes a second trace associated with a third port and a fourth port. The third port is configured substantially as a coupled port and the fourth port is configured substantially as an isolated port. In addition, the coupler includes a first capacitor configured to introduce a discontinuity to induce a mismatch in the coupler. | 02-09-2012 |
20120038433 | REDUCING COUPLING COEFFICIENT VARIATION BY USING ANGLED CONNECTING TRACES - A coupler is presented that has high-directivity and low coupling coefficient variation. The coupler includes a first trace associated with a first port and a second port. The first trace includes a first main arm, a first connecting trace connecting the first main arm to the second port, and a non-zero angle between the first main arm and the first connecting trace. Further, the coupler includes a second trace associated with a third port and a fourth port. The second trace includes a second main arm. | 02-16-2012 |
20150207200 | REDUCING COUPLING COEFFICIENT VARIATION USING INTENDED WIDTH MISMATCH - A coupler is presented that has high-directivity and low coupling coefficient variation. The coupler includes a first trace with a first edge substantially parallel to a second edge and substantially equal in length to the second edge. The first trace includes a third edge substantially parallel to a fourth edge. The fourth edge is divided into three segments. The outer segments are a first distance from the third edge. The middle segment is a second distance from the third edge. Further, the coupler includes a second trace, which includes a first edge substantially parallel to a second edge and substantially equal in length to the second edge. The second trace includes a third edge substantially parallel to a fourth edge. The fourth edge is divided into three segments. The outer segments are a first distance from the third edge. The middle segment is a second distance from the third edge. | 07-23-2015 |
Dmitri P. Prikhodko, Wijchen NL
Patent application number | Description | Published |
---|---|---|
20090170454 | CURRENT LIMITING CIRCUIT FOR RF POWER AMPLIFIER - A current limiting circuit, especially for an RF power amplifier (PA) having a power control loop. The circuit is adapted to sense a representation of a bias current fed to a final stage of the PA. The sensed representation of the bias current is compared to a predetermined reference current and a signal is fed back to the power control loop upon the sensed representation of the bias current exceeding the reference current so as to limit output current of the PA. This provides a limitation of a current drawn by the PA which is generally insensitive to supply voltage and temperature variations. Optionally, a second circuit may be added to limit current drawn by the PA. The second circuit comprising a high accuracy VI converter that is adapted to compare a voltage VLIM representing a feed-back voltage of the power control loop and a predetermined reference voltage VBGAP. The circuit is operatively connected to the VI converter so as to reduce the output current lout upon the voltage VLIM representing the feed-back voltage exceeding the predetermined reference voltage VBGAP. Under antenna mismatch conditions both circuits help to limit a supply current drawn by the PA compared to prior art power control loops that are unable to detect and limit a high current draw under mismatch conditions. | 07-02-2009 |
Dmitri Pavlovitch Prikhodko, Wijchen NL
Patent application number | Description | Published |
---|---|---|
20090206933 | DUAL BIAS CONTROL CIRCUIT - The present invention relates to a bias control circuit and method for supplying a bias signal to at least one stage of an amplifier circuit, wherein a dual bias control is provided by generating a bias current and additionally using this bias current to derive a control signal for limiting a supply voltage of the at least one amplifier stage in response to the control signal. Thereby, a compression of the output signal of the amplifier stage, which results from the voltage limitation, can be realized in addition to the base current steering. This leads to a decrease in small signal gain and thus reduced output noise. | 08-20-2009 |
Dmitry Paviovich Prikhodko, Wijchen NL
Patent application number | Description | Published |
---|---|---|
20080239597 | Peak Voltage Protection Circuit and Method - A peak voltage protection circuit for protecting an associated High Voltage NPN transistor (T | 10-02-2008 |
Igor P. Prikhodko, Wakefield, MA US
Patent application number | Description | Published |
---|---|---|
20160123735 | Ring Gyroscope Structural Features - Novel structural features applicable to a variety of inertial sensors. A composite ring composed of concentric subrings is supported by a compliant support structure suspending the composite ring relative to a substrate. The compliant support structure may either be interior or exterior to the composite ring. The compliant support may be composed of multiple substantially concentric rings coupled to neighboring rings by transverse members regularly spaced at intervals that vary with radius relative to a central axis of symmetry. Subrings making up the composite ring may vary in width so as to provide larger displacement amplitudes at intermediate radii, for example. In other embodiments, electrodes are arranged to reduce sensitivity to vibration and temperature, and shock stops are provided to preclude shorting in response to shocks. | 05-05-2016 |
Igor P. Prikhodko, Westminster, CA US
Patent application number | Description | Published |
---|---|---|
20110239763 | THREE-DIMENSIONAL WAFER-SCALE BATCH-MICROMACHINED SENSOR AND METHOD OF FABRICATION FOR THE SAME - A vibratory sensor is fabricated as a three-dimensional batch-micromachined shell adapted to vibrate and support elastic wave propagation and wave precession in the shell or membrane and at least one driving electrode and preferably a plurality of driving electrodes directly or indirectly coupled to the shell to excite and sustain the elastic waves in the shell. The pattern of elastic waves is determined by the configuration of the driving electrode(s). At least one sensing electrode and preferably a plurality of sensing electrodes are provided to detect the precession of the elastic wave pattern in the shell. The rotation of the shell induces precession of the elastic wave pattern in the shell which is usable to measure the rotation angle or rate of the vibratory sensor. | 10-06-2011 |
20130214461 | Three-Dimensional Wafer-Scale Batch-Micromachined Sensor and Method of Fabrication for the Same - A vibratory sensor is fabricated as a three-dimensional batch-micromachined shell adapted to vibrate and support elastic wave propagation and wave precession in the shell or membrane and at least one driving electrode and preferably a plurality of driving electrodes directly or indirectly coupled to the shell to excite and sustain the elastic waves in the shell. The pattern of elastic waves is determined by the configuration of the driving electrode(s). At least one sensing electrode and preferably a plurality of sensing electrodes are provided to detect the precession of the elastic wave pattern in the shell. The rotation of the shell induces precession of the elastic wave pattern in the shell which is usable to measure the rotation angle or rate of the vibratory sensor. | 08-22-2013 |
20150285658 | Utilization of Mechanical Quadrature in Silicon MEMS Vibratory Gyroscope to Increase and Expand the Long Term In-Run Bias Stability - A method for self-compensation of the bias draft of the quadrature signal of a gyroscope. The method is a combination of a variety of sub-methods, which can include quadrature compensation, can be used to achieve the highest possible stability. The calibration methods include a temperature self-sensing algorithm utilizing the drive-mode resonance frequency for calibration of thermal drift in the mechanical parameters of the system, a sideband-ratio approach for direct detection of mechanical drive-mode amplitude, modifying the AC and DC components of the amplitude gain control (AGC) for improved stability, and an approach for compensation of thermal drift in the sense-mode pick off system by utilizing mechanical quadrature. By using some or all of the four methods of calibration above, the highest level of long term in-run bias stability can be achieved. | 10-08-2015 |
Kirill E. Prikhodko, Moscow RU
Patent application number | Description | Published |
---|---|---|
20140287157 | METHOD OF MANUFACTURING A MAGNETIC RECORDING MEDIUM - In the proposed method of manufacturing a magnetic recording medium, the first layer of the original material, is placed onto the substrate. A second layer of the second material is placed on the first layer. The thickness of the second layer is 3.8 nm or more. A lithographic mask with cavities according to the specified topology is placed on the second layer. The changes in the magnetic characteristics of the original material on the irradiated areas occur and provide for a plurality of magnetic elements. The magnetic characteristics of the original material in the areas protected by the lithographic mask are stored. | 09-25-2014 |