Pileggi
Antonello Pileggi, Aventura, FL US
Patent application number | Description | Published |
---|---|---|
20100204683 | THERAPEUTIC HYBRID IMPLANTABLE DEVICES | 08-12-2010 |
20130089594 | MACROPOROUS BIOENGINEERED SCAFFOLDS FOR CELL TRANSPLANTATION - The present invention provides highly porous, biocompatible and biostable scaffold constructs for improving overall cell engraftment, survival, function and long-term viability. These scaffolds can provide mechanical protection to implanted cells, afford retrievability from a subject, and allow for both intra-device vascularization and a means to spatially distribute the cells within the device. The scaffold surface or material may be modified with one or more different adhesion proteins and optionally other biological factors for enhanced cell adherence and viability. Further, the scaffold surface or material may be modified with one or more agents with slow/sustained release characteristics to aid engraftment, survival, function or long-term viability. Implanted cells of the invention may be insulin-producing cells such as islets. | 04-11-2013 |
20140256828 | STABLE LIQUID FORMULATIONS OF VOLATILE GAS ANESTHETICS - A stable liquid nanoemulsion of a volatile gas anesthetic, such as, isoflurane or sevoflurane, is disclosed which is effective in inducing and maintaining a state of anesthesia and/or general anesthesia in a patent. A method of preparation of stable liquid formulations of volatile gas anesthetics is presented, as well as a method for directly testing the concentration of a volatile gas anesthetic in a stable liquid formulation. A kit comprising an amount of a stable liquid formulation of a volatile gas anesthetic, and the non-specialized equipment for administration of the same to a patient, either in an operating room environment or in the field, is also described herein. | 09-11-2014 |
Antonello Pileggi, Miami, FL US
Patent application number | Description | Published |
---|---|---|
20150315573 | METHODS OF TREATING DIABETES AND/OR PROMOTING SURVIVAL OF PANCREATIC ISLETS AFTER TRANSPLANTATION - Disclosed herein are methods for treating/and or preventing diabetes using a specific inhibitor of SMAD7 expression or function. Also disclosed are methods of promoting organ and/or cell, e.g., pancreatic islet cell, survival after transplantation using a specific inhibitor of SMAD7 expression or function. | 11-05-2015 |
Eugene Pileggi, Bayville, NY US
Patent application number | Description | Published |
---|---|---|
20150132183 | APPARATUS FOR DESTROYING PATHOGENS ASSOCIATED WITH FOOTWEAR - An apparatus for destroying microorganisms includes a housing, a platform, a reflective tray, and a source of ultraviolet light. The platform is supported on the housing and is configured to permit passage of ultraviolet light at an angle therethrough. The reflective tray is disposed within the housing. The source of ultraviolet light is disposed adjacent the reflective tray such that the reflective tray directs ultraviolet light emitted by the source of ultraviolet light through the platform. | 05-14-2015 |
James D. Pileggi, Beaverton, OR US
Patent application number | Description | Published |
---|---|---|
20140002213 | REDUCED SIZE BIAS TEE | 01-02-2014 |
20140321007 | LOW INSERTION LOSS ELECTROSTATIC DISCHARGE (ESD) LIMITER - An electrostatic discharge (ESD) limiting device for a coaxial transmission line can include an outer housing or shielding, a ground portion positioned within the outer housing, a center pin positioned within the ground portion, and a beam lead device—such as a Schottky diode or other diode—positioned between the ground portion and the center pin and electrically coupled between the ground portion and the center pin. The ESD limiting device may also include one or more spring members mounted on the ground portion to provide elasticity to the device to maintain signal transmission and grounding within the coaxial transmission line. | 10-30-2014 |
20150348730 | MILLIMETER-WAVE ELECTRO-MECHANICAL STRIPLINE SWITCH - An electromechanical microswitch, comprising first and second electromagnets mounted in spaced-apart orientation to one another where each electromagnetic has a field center located a first distance above the mounting surface. A permanent magnet is positioned between the electromagnets and includes a magnetic field center that is higher above the mounting surface than that of the electromagnets so that the permanent magnet is magnetically biased toward the mounting surface. A stripline switch element is mountable between the permanent magnet and mounting surface, and biased against circuit structures on the mounting surface, whereby the stripline switch element moves between first and second activated positions under influence of the electromagnets. | 12-03-2015 |
Jason Pileggi, Bayville, NY US
Patent application number | Description | Published |
---|---|---|
20150132183 | APPARATUS FOR DESTROYING PATHOGENS ASSOCIATED WITH FOOTWEAR - An apparatus for destroying microorganisms includes a housing, a platform, a reflective tray, and a source of ultraviolet light. The platform is supported on the housing and is configured to permit passage of ultraviolet light at an angle therethrough. The reflective tray is disposed within the housing. The source of ultraviolet light is disposed adjacent the reflective tray such that the reflective tray directs ultraviolet light emitted by the source of ultraviolet light through the platform. | 05-14-2015 |
Larry Pileggi, Pittsburgh, PA US
Patent application number | Description | Published |
---|---|---|
20080243461 | METHOD AND APPARATUS FOR THERMAL MODELING AND ANALYSIS OF SEMICONDUCTOR CHIP DESIGNS - A method and apparatus for modeling and thermal analysis of semiconductor chip designs is provided. One embodiment of a novel method for performing thermal testing of a semiconductor chip design includes calculating full-chip temperatures over the semiconductor chip design (e.g., to identify steep thermal gradients) and modeling the full-chip temperatures in accordance with a geometric multi-grid technique. The geometric multi-grid technique is tailored to determine temperatures within the semiconductor chip design based at least in part on the physical attributes or geometry of the design. | 10-02-2008 |
Lawrence Pileggi, Pittsburgh, PA US
Patent application number | Description | Published |
---|---|---|
20150311901 | A NONVOLATILE MAGNETIC LOGIC DEVICE - In one aspect, a nonvolatile magnetic logic device comprises an electrically insulating layer, a write path, and a read path. The write path comprises a plurality of write path terminals and a magnetic layer having a uniform magnetization direction that is indicative of a direction of magnetization of the magnetic layer in a steady state. A logic state is written to the nonvolatile magnetic logic device by passing a current through the plurality of write path terminals. The read path comprises a plurality of read path terminals for evaluation of the logic state. The electrically insulating layer promotes electrical isolation between the read path and the write path and magnetic coupling of the read path to the write path. | 10-29-2015 |
20160125928 | BITCELL WTH MAGNETIC SWITCHING ELEMENTS - A method includes receiving a data bit value at a buffer in a bitcell based on a first state of a write bitline connected to the buffer, and transferring the data bit value from the buffer to a first magnetic switching cell in the bitcell for a later read operation at least by holding the write bitline to a reference value different from the first state, and asserting first and second predetermined voltage levels on respective first and second write wordlines connected to the buffer. | 05-05-2016 |
Lawrence T. Pileggi, Pittsburgh, PA US
Patent application number | Description | Published |
---|---|---|
20090089731 | TUNABLE INTEGRATED CIRCUIT DESIGN FOR NANO-SCALE TECHNOLOGIES - The invention discloses a method for tuning nano-scale analog-circuit designs in order to reduce random-device mismatches and optimize said design, where nano-scale devices potentially have large-scale process variations. The method includes providing a tunable circuit topology, wherein each nano-scale device comprises a single component or comprises multiple parallel components. Each component is decomposed into multiple discrete sub-components, wherein each said sub-component either operates in parallel with other like components to effectively operate like one bigger component. The sub-components are subjected to a dynamic-programming process to adaptively select the sub-components to be kept operational, while configuring the nonselected sub-components to be nonoperational, based on the measurement of at least one operational parameter. | 04-02-2009 |
20100162193 | METHOD AND PROCESS FOR DESIGN OF INTEGRATED CIRCUITS USING REGULAR GEOMETRY PATTERNS TO OBTAIN GEOMETRICALLY CONSISTENT COMPONENT FEATURES - The invention provides a method and process for designing an integrated circuit based on using the results from both 1) a specific set of silicon test structure characterizations and 2) the decomposition of logic into combinations of simple logic primitives, from which a set of logic bricks are derived that can be assembled for a manufacturable-by-construction design. This implementation of logic is compatible with the lithography settings that are used for implementation of the memory blocks and other components on the integrated circuit, particularly by implementing geometrically consistent component features. The invention provides the ability to recompile a design comprised of logic and memory blocks onto a new geometry fabric to implement a set of technology-specific design changes, without requiring a complete redesign of the entire integrated circuit. | 06-24-2010 |
20100318947 | METHOD FOR THE DEFINITION OF A LIBRARY OF APPLICATION-DOMAIN-SPECIFIC LOGIC CELLS - The present invention provides in one aspect a method of defining a logic cell library composed of complex functions and simple functions, with some of the complex functions obtained from identifying logic function patterns. In another aspect the present invention provides a method of designing a representation of an integrated circuit that uses complex functions and simple functions, with the complex functions including a plurality of non-standard complex Boolean logic functions that are determined to collectively provide for logic pattern minimization. | 12-16-2010 |
20110050281 | METHOD AND SYSTEM FOR GROUPING LOGIC IN AN INTEGRATED CIRCUIT DESIGN TO MINIMIZE NUMBER OF TRANSISTORS AND NUMBER OF UNIQUE GEOMETRY PATTERNS - A method and system are described to group logic terms at a higher level of abstraction than that found using standard cells to implement the logic functions using a reduced number of transistors, and to reduce the total number of unique geometry patterns needed to create the integrated circuit implementation. By grouping the logic functions in terms of a larger number of literals (logic variable inputs), the functions can be implemented in terms of a number of transistors that is often less and no more than equal to that which is required for implementing the same function with a number of logic primitives, or simpler standard logic cells. The optimized transistor level designs are further optimized and physically constructed to reduce the total number of unique geometry patterns required to implement the integrated circuit. | 03-03-2011 |
20120134199 | Magnetic Switching Cells and Methods of Making and Operating Same - Logic circuits based, at least in part, on use of spin-torque transfer (STT) to switch the magnetization—and hence the logic state—of a magnetic material are disclosed. Aspects of the invention include novel STT-based switching devices, new configurations of known STT-based devices into useful logic circuits, common logic circuits and system building blocks based on these new devices and configurations, as well as methods for inexpensively mass-producing such devices and circuits. | 05-31-2012 |
20130007676 | METHOD FOR THE DEFINITION OF A LIBRARY OF APPLICATION-DOMAIN-SPECIFIC LOGIC CELLS - The present invention provides in one aspect a method of defining a logic cell library composed of complex functions and simple functions, with some of the complex functions obtained from identifying logic function patterns. In another aspect the present invention provides a method of designing a representation of an integrated circuit that uses complex functions and simple functions, with the complex functions including a plurality of non-standard complex Boolean logic functions that are determined to collectively provide for logic pattern minimization. | 01-03-2013 |
20150199266 | 3DIC MEMORY CHIPS INCLUDING COMPUTATIONAL LOGIC-IN-MEMORY FOR PERFORMING ACCELERATED DATA PROCESSING - This disclosure relates to a three-dimensional (3D) integrated circuit (3DIC) memory chip including computational logic-in-memory (LiM) for performing accelerated data processing. Related memory systems and methods are also disclosed. In one embodiment, the 3DIC memory chip includes at least one memory layer that provides a primary memory configured to store data. The 3DIC memory chip also includes a computational LiM layer. The computational LiM layer is a type of memory layer having application-specific computational logic integrated into local memory while externally appearing as regular memory. The computational LiM layer and the primary memory are interconnected through through-silica vias (TSVs). In this manner, the computational LiM layer may load data from the primary memory with the 3DIC memory chip without having to access an external bus coupling the 3DIC memory chip to a central processing unit (CPU) or other processors to computationally process the data and generate a computational result. | 07-16-2015 |
Lawrence Thomas Pileggi, Pittsburgh, PA US
Patent application number | Description | Published |
---|---|---|
20160125288 | Physically Unclonable Functions Using Neuromorphic Networks - The disclosure describes the use of a neural network circuit, such as an oscillatory neural network or cellular neural network, to serve as a physically unclonable function on an integrated circuit or within an electronic system. The manufacturing process variations that impact the initial state of the neural network parameters are used to provide the unique identification for the physically unclonable function. A challenge signal to the neural network results in a response that is unique to the circuits process variations. The neural network is designed such that there are random variations among manufactured circuits, but that the specific instance variations are sufficiently deterministic with respect to circuit aging and environmental conditions such as temperature and supply voltage. | 05-05-2016 |
Lisa Pileggi, Newmarket CA
Patent application number | Description | Published |
---|---|---|
20080311336 | Foam Laminate Product and Process for Production Thereof - A laminate product comprising a foam core having a pair of opposed major surfaces and a cover layer secured with respect to each major surface is described. The cover layer comprises a polymeric substrate having disposed therein a plurality of reinforcing fibrous material. It has been found that it is possible to produce a foam laminate product having improved stiffness if a lower amount of reinforcing material is used for a given amount of polymer substrate. In particular, it has been found possible to provide an improved foam laminate product having a relatively high ratio of stiffness to weight of reinforcing fibrous material. It has been further discovered that the stiffness of the resulting foam laminate product can be increased when the polymer substrate and the reinforcing fibrous material are present in a weight ratio of greater than 2.5. This is believed to be the result of improved encapsulation of the reinforcing fibrous material by the polymer substrate. | 12-18-2008 |
20090284048 | FOAM LAMINATE PRODUCT AND PROCESS FOR PRODUCTION THEREOF - A laminate product particularly useful in vehicular applications is described. The laminate product comprises a foam core having a first major surface and a second major surface. One or both of the major surfaces comprises a fibrous layer and an adhesive layer adhering the fibrous layer to the foam core. The process for producing the laminate product involves exposing an initial laminate product to infrared radiation. A portion of the adhesive layer between fibres in fibrous layer being ablated. The foam laminate product has improved sound absorption properties and while maintaining desirable strength and stiffness properties. In addition, in certain cases, the peel strength of the fibrous reinforcing layer to the foam core is significantly improved in the present foam laminate product compared to the conventional approaches. | 11-19-2009 |
Nicholas D. Pileggi, Winter Springs, FL US
Patent application number | Description | Published |
---|---|---|
20100126251 | Hall Effect-Based Real-Time Lubrication Monitoring System Modes of Operation and Use Thereof - The invention relates to a system for real-time monitoring of motile lubricants within the presently common reciprocating engine. A sensor array is fully submerged (or partially submerged) within the lubricant system fluid, for example, oil. The fluid property monitoring is accomplished by multiple sensors acting in unison to provide data to a remote processing and display portion of the system. The system allows for the unified data acquisition and real-time comparison by providing both a physical sensor unit with embedded multiple sensors of multiple types as well as multiple DSP (Digital Signal Processing) or microcontroller modules acting in parallel to provide best-fit results for purposes of real-time monitoring high-temperature motile lubricants for property degradation (namely viscosity and foreign particulate detection) and particulate accumulation. | 05-27-2010 |
Rafael Giuliano Pileggi, City Of Sao Paulo BR
Patent application number | Description | Published |
---|---|---|
20100320641 | PROCESS TO OBTAIN BASIC CONSTRUCTION ELEMENTS FORMED BY CEMENT AND RESIDUAL MATERIAL - A process for obtaining basic construction elements formed by cement and residual material for building basic artifacts for civil construction, involving, cement aggregated to mineral residues, the process includes the following steps: accumulation of raw material: formed by cement material found in nature or derived from mining and industrial processes and in this case, there is no single field; homogenization or mixture: is performed manually or by machinery, such as front-end loaders, according to percentage of each raw material used, obtaining an unique and homogenous plaster; disintegration of raw material such as cement, lamination, homogenization, involving specific machinery with a new purge of residual rejects and finally, a temporary bulk storage. | 12-23-2010 |
Vincent J. Pileggi, Warwick, PA US
Patent application number | Description | Published |
---|---|---|
20110145994 | MULTI-ADJUSTABLE PILLOW - A pillow having a first pillow and a second smaller pillow attached to a face of the main pillow by an attachment member that is of sufficient length and flexibility to allow the second pillow to be positioned in an infinite number of parallel and/or skewed orientations relative to the first pillow. A third pillow, also smaller than the first pillow, can be attached to the first pillow on a face opposite the second pillow by another attachment member that is of sufficient length and flexibility to allow the second pillow to be positioned relative to the first pillow and second pillow in an infinite number of parallel and/or skewed orientations. The invention provides a fully formed pillow and a pillow cover. | 06-23-2011 |