Pharris
Brian Pharris, Cary, NC US
Patent application number | Description | Published |
---|---|---|
20130160021 | SIGNALING, ORDERING, AND EXECUTION OF DYNAMICALLY GENERATED TASKS IN A PROCESSING SYSTEM - One embodiment of the present invention sets forth a technique for enabling the insertion of generated tasks into a scheduling pipeline of a multiple processor system allows a compute task that is being executed to dynamically generate a dynamic task and notify a scheduling unit of the multiple processor system without intervention by a CPU. A reflected notification signal is generated in response to a write request when data for the dynamic task is written to a queue. Additional reflected notification signals are generated for other events that occur during execution of a compute task, e.g., to invalidate cache entries storing data for the compute task and to enable scheduling of another compute task. | 06-20-2013 |
Brian Scott Pharris, Cary, NC US
Patent application number | Description | Published |
---|---|---|
20140337389 | SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR SCHEDULING TASKS ASSOCIATED WITH CONTINUATION THREAD BLOCKS - A system, method, and computer program product for scheduling tasks associated with continuation thread blocks. The method includes the steps of generating a first task metadata data structure in a memory, generating a second task metadata data structure in the memory, executing a first task corresponding to the first task metadata data structure in a processor, generating state information representing a continuation task related to the first task and storing the state information in the second task metadata data structure, executing the continuation task in the processor after the one or more child tasks have finished execution, and indicating that the first task has logically finished execution once the continuation task has finished execution. The second task metadata data structure is related to the first task metadata data structure, and at least one instruction in the first task causes one or more child tasks to be executed by the processor. | 11-13-2014 |
20140337569 | SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR LOW LATENCY SCHEDULING AND LAUNCH OF MEMORY DEFINED TASKS - A system, method, and computer program product for low-latency scheduling and launch of memory defined tasks. The method includes the steps of receiving a task metadata data structure to be stored in a memory associated with a processor, transmitting the task metadata data structure to a scheduling unit of the processor, storing the task metadata data structure in a cache unit included in the scheduling unit, and copying the task metadata data structure from the cache unit to the memory. | 11-13-2014 |
20150026652 | SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR CORRELATING TRANSACTIONS WITHIN A SIMULATION OF A HARDWARE PLATFORM FOR POST-SIMULATION DEBUGGING - A system, method, and computer program product for correlating transaction within a simulation of a hardware platform for post-simulation debugging is disclosed. The method includes the steps of initializing state information associated with a hardware simulation for a register-transfer level model representing a digital circuit design, executing the hardware simulation to generate a simulation output, generating one or more transaction objects based on the signals in the simulation output, and correlating a first transaction object of the one or more transaction objects with a second transaction object of the one or more transaction objects based on a set of rules and a state model. | 01-22-2015 |
Jennifer Pharris, Tomball, TX US
Patent application number | Description | Published |
---|---|---|
20120047070 | ATM/KIOSK Cash Acceptance - In one aspect, this invention relates to a new method for using a mobile telephone, in conjunction with a payment transaction server, as an authentication and cash payment device of a cash deposit made into an ATM/KIOSK for a variety of financial transactions where a cash payment is desired. Further, the transaction systems and methods for mobile telephone devices described herein allow a mobile telephone to participate in payment transactions in a manner that helps prevent identify theft and without relying on transferring amounts to/from one stored value account to another. It is emphasized that this abstract is provided to enable a searcher to quickly ascertain the subject matter of the technical disclosure and is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. | 02-23-2012 |
Kenton Pharris, Longmont, CO US
Patent application number | Description | Published |
---|---|---|
20080222492 | DATA PROTECTION SYSTEM - The present invention provides systems and methods for logically organizing data for storage and recovery on a data storage medium using a multi-level format. The present invention also provides systems and methods for protecting data stored on data storage medium so that the data may be recovered without errors. | 09-11-2008 |
20080229147 | DATA PROTECTION SYSTEM - The present invention provides systems and methods for logically organizing data for storage and recovery on a data storage medium using a multi-level format. The present invention also provides systems and methods for protecting data stored on data storage medium so that the data may be recovered without errors. | 09-18-2008 |
Walter Pharris, Weston Lakes, TX US
Patent application number | Description | Published |
---|---|---|
20140086008 | INVERSE TIMING METHOD, APPARATUS, AND APPLICATIONS - An ‘inverse timing’ method advantageously utilized for marine seismic applications involving one or more autonomous nodes involves the step of synchronizing the timing of newly recorded and/or prior recorded seismic data with a ‘true’ time whereby the synchronizing of timing is performed in a non-traditional ‘reverse’ manner rather than the traditional manner that is performed prior to recording the seismic survey data. | 03-27-2014 |