Paritosh
Paritosh 8ajpay, Edison, NJ US
Patent application number | Description | Published |
---|---|---|
20130156022 | Digital Surveillance - A method includes establishing a first communication path from an access point to a service assurance platform via a first network. The access point is configured to provide a wireless local area network. The method includes establishing a second communication path from the access point to the service assurance platform via a mobile device coupled to a second network. The second communication path is distinct from the first communication path. The method includes initiating transmission of a message from the access point to the service assurance platform via the mobile device. The message is associated with an issue detected by a device coupled to the wireless local area network. | 06-20-2013 |
Paritosh Axena, Portland, OR US
Patent application number | Description | Published |
---|---|---|
20130276123 | MECHANISM FOR PROVIDING A SECURE ENVIRONMENT FOR ACCELERATION OF SOFTWARE APPLICATIONS AT COMPUTING DEVICES - A mechanism is described for facilitating a secure environment and acceleration of software applications according to one embodiment of the invention. A method of embodiments of the invention includes initiating a software application session at a computing device. The software application session includes an anti-virus/anti-malware software-based scanning session, and the scanning session includes scanning of a plurality of locations of a storage subsystem of the computing device. The method may further include accelerating the initiated session by performing session tasks relating to the initiated session without having to rely on an operating system of the computing device. | 10-17-2013 |
Paritosh Bajpay US
Patent application number | Description | Published |
---|---|---|
20120002647 | Digital Surveillance - In one or more embodiments, one or more methods and/or systems described can perform establishing communication with a wireless access point via a mobile device coupled to a first network; receiving at least one message via the mobile device; determining at least one issue using the at least one message; isolating the at least one issue; and determining at least one resolution to the at least one issue. In one or more embodiments, isolating the at least one issue includes determining a side of a demarcation point that is associated with the at least one issue and/or determining at least one device associated with the at least one issue. For example, the at least one device can include the wireless access point, a network device used in providing communication to the wireless access point via a second network, or a device coupled to the wireless access point. | 01-05-2012 |
Paritosh Bhoraskar, Greensboro, NC US
Patent application number | Description | Published |
---|---|---|
20120274492 | METHOD FOR IMPROVING THE PERFORMANCE OF THE SUMMING-NODE SAMPLING CALIBRATION ALGORITHM - An integrated circuit allows for the isolation of the input of an analog-to-digital converter (ADC) from a summing-node (SNS) algorithm. The integrated circuit contains a gating device that is controlled by bits of a flash analog-to-digital converter (ADC) to gate input samples to sub-ranges that are used by the SNS algorithm. A single sub-range is chosen to be used by the SNS algorithm. | 11-01-2012 |
20120319879 | METHOD FOR MODIFYING THE LMS ALGORITHM TO REDUCE THE EFFECT OF CORRELATED PERTURBATIONS - A process allows for the modification of the least-means-square (LMS) algorithm to remove perturbations associated with measured signals in an analog-to-digital converter (ADC). The process includes measuring the perturbations and determining a coefficient associated with the perturbations. The LMS algorithm is modified in accordance with whether a digital or an analog correction of the inter-stage error of a residue amplifier on the ADC is to be made. | 12-20-2012 |
20130120171 | REDUCING THE EFFECT OF NON-LINEAR KICK-BACK IN SWITCHED CAPACITOR NETWORKS - A method and device involve a circuit having a switched capacitor network that is switchably connected to an input signal. A randomly determined amount of dither is injected into a circuit having a switched capacitor network that is switchably connected to an input signal. After injecting the dither, at least one correlation value is determined. The correlation value(s) indicates a degree of correlation between the injected dither and an output of the circuit. Distortion caused by an amount of charge kicked back into the circuit when the switched capacitor network is reconnected to the input signal may then be reduced. The reduction is calculated as a function of the correlation value(s). | 05-16-2013 |
20130278230 | DISTORTION CANCELLATION IN ANALOG CIRCUITS - Embodiments of the present invention may provide an improved apparatus and method for reducing distortion in analog circuits. A circuit in accordance with the present invention may include a main path comprising an analog circuit with an input impedance, a source impedance representing the impedance of an input network driving the analog circuit, and a cancellation path. The cancellation path may be in parallel to the main path and may generate a cancelling non-linear current to substantially cancel a non-linear current drawn to the input impedance, resulting in a decrease of non-liner current flowing through the source impedance. | 10-24-2013 |
Paritosh Rajora, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20100300874 | PATTERNING MAGNETIC RECORDING MEDIA WITH ION IMPLANTATION UTILIZING A COMBINATION OF HEAVY AND LIGHT ION SPECIES - A patterned magnetic layer is formed by bombardment of a masked high Mrt magnetic layer with a combination of both heavy ion species and light ion species. The method can be implemented as sequential process steps or in a single process step with the proper heavy/light ion species mixture. Advantageously, the combined heavy/light ion species bombardment method results in a patterned magnetic layer having high topographical uniformity across its surface. | 12-02-2010 |
20130001188 | METHOD TO PROTECT MAGNETIC BITS DURING PLANARIZATION - The embodiments disclose a method to protect magnetic bits during carbon field planarization, including depositing a stop layer upon magnetic bits and magnetic film of a patterned stack, depositing a carbon fill layer on the stop layer and using the stop layer during planarization and etch-back of the carbon field to protect the patterned stack magnetic bits during the carbon field planarization. | 01-03-2013 |
Paritosh Singh, Surat IN
Patent application number | Description | Published |
---|---|---|
20120326442 | KNOT TYING DEVICE AND CARTRIDGE SYSTEM FOR PROVIDING TYING FILAMENT THERETO - A system includes a knot tying device for tying a filament in a knot around an article and a filament delivery device from which is drawn the filament. The filament delivery device may be in the form of a cartridge having a housing sized and arranged to be releasably attached to the knot tying device where the housing has an opening through which pre-cut or loosely coupled lengths of the filament can be drawn. The knot tying device includes a shuttle attachable to the filament where the shuttle is caused to be moved during a knot tying process around an article to be tied and a device for at least pulling the filament away from the article at appropriate times during the knot tying process. | 12-27-2012 |