Parameswaran
Ash M. Parameswaran, Coquitlam CA
Patent application number | Description | Published |
---|---|---|
20160074674 | COMBINED RESPIRATION AND CARDIAC GATING FOR RADIOTHERAPY USING ELECTRICAL IMPEDANCE TECHNOLOGY - A gating system uses measurements of electrical impedance of a subject to provide simultaneous gating for respiratory and cardiac motion. The gating is based on the change in bio impedance that occurs across trans-thoracic electrodes during breathing and cardiac motion. These quantities can be measured non-invasively in real time by transmitting a known low-amplitude and low-frequency current and measuring voltage drop across electrodes attached to the thorax. The gating signals may control delivery of radiation by a radiotherapy device or an imaging device. | 03-17-2016 |
Ganapathy Parameswaran, Uster CH
Patent application number | Description | Published |
---|---|---|
20140373620 | Measuring Head - A measuring head for testing yarn, having a measuring slit for accommodating the yarn and a first yarn guide element for guiding the yarn through the measuring slit. A second yarn guide element for guiding the yarn outside of the measuring slit. The yarn path outside of the measuring slit is used when at least one of a zero point calibration and an adjustment of the measuring head needs to be performed. A measuring head arranged in this manner is especially suitable for use in classifying yarn defects in the textile laboratory. | 12-25-2014 |
Gopakumar Parameswaran, Saratoga, CA US
Patent application number | Description | Published |
---|---|---|
20100289343 | DISCHARGE CYCLE COMMUNICATION - In one embodiment, a system may be provided that includes a circuit that is electrically coupled to a line. The circuit generates a direct current signal on the line, where the direct current signal has a period that includes a charge cycle and a discharge cycle. The circuit charges the line in the charge cycle and ceases to charge the line in the discharge cycle in order to generate the direct current signal. The line fails to fully discharge for at least a portion of the discharge cycle. To receive data from the line, the circuit detects a variation in a discharging of the line in the discharge cycle. | 11-18-2010 |
20120173031 | REAL-TIME POWER POINT CALIBRATION - A system for determining operating points of a photovoltaic array may power a load with the photovoltaic array and an alternate power source concurrently. One or more operating points of the photovoltaic array may be detected by adjusting the amount of power that the alternate power source supplies to the load while continuing to power the load with the alternate power source and the photovoltaic array. The operating points may be stored in a calibration table. Alternatively or in addition, the operating points may be detected by altering the amount of power that a battery charger receives from a photovoltaic array while the photovoltaic array powers the battery charger and the load concurrently. | 07-05-2012 |
Gopakumar Parameswaran, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20140213399 | DEVICE FOR SEQUENTIAL CLEANING LUBRICATING A DRIVE CHAIN, IN PARTICULAR OF A MOTORCYCLE - The present invention relates to a device ( | 07-31-2014 |
Harindranath Parameswaran, Noida IN
Patent application number | Description | Published |
---|---|---|
20100083202 | METHOD AND SYSTEM FOR PERFORMING IMPROVED TIMING WINDOW ANALYSIS - A method, system, and computer program product are disclosed for performing crosstalk analysis using first-order parameterized analysis modeling. The approach can be used to factor in the effect of process variations within the definition of timing windows. This approach allows one to bypass the simplistic assumptions related to best-case/worst-case analysis using timing windows, and provide a realistic picture of the impact of timing windows on noise analysis. The timing windows can be viewed in terms of the individual process parameter. The process parameters could be real process parameters, or virtual/computed components based on the actual process parameters. The process parameters can be used to compute overlap of timing windows for performing noise analysis. | 04-01-2010 |
20140215422 | METHOD AND APPARATUS FOR DERIVED LAYERS VISUALIZATION AND DEBUGGING - A computer-implemented method, system and computer program product for visualizing derived layer shapes of an integrated circuit design are disclosed. The computer-implemented method, system and computer program product include visualizing the derived layer shapes on a layout canvas; providing a step by step process for visualizing each derived layer shape as each derived layer shape is generated; and providing a hierarchy of intermediate derived layers based upon the step by step process. | 07-31-2014 |
Kavithadevi Parameswaran, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090201910 | APPARATUS AND METHOD TO HANDLE DYNAMIC PAYLOADS IN A HETEROGENEOUS NETWORK - Various embodiments provide an apparatus and method for handling dynamic payloads in a heterogeneous network. An example embodiment includes a first node interface to receive a first request for data communication from a first node, the first request being coded in a first protocol and including information identifying a first payload type. The example embodiment includes a second node interface to receive a second request for data communication from a second node, the second request being coded in a second protocol and including information identifying a second payload type. The first node interface of the example embodiment configures a message coded in the first protocol to include the information identifying the second payload type and to send the message to the first node. | 08-13-2009 |
20110044326 | IDENTIFY A SECURE END-TO-END VOICE CALL - We describe a system embodiment comprising generating a Secure Real-Time Transport Protocol (SRTP) encapsulated packet and including a secure media indicator into the SRTP encapsulated packet. The method further comprises inserting the SRTP encapsulated packet into an SRTP voice stream associated with an active call between a source and a destination endpoint and indicating an end-to-end secure call between the source and destination endpoints responsive to the secure media indicator. | 02-24-2011 |
20120016998 | Refreshing a Session Initiation Protocol (SIP) Session - In one embodiment, a session is refreshed using a message that is simplified for refresh purposes. The refresh message that is used is a message used for another purpose in a protocol (e.g., SIP). For example, a reINVITE message may be used as a refresh message. If the reINVITE message is used for its intended purpose, the reINVITE message may be used to change the characteristics of a session. This reINVITE message includes an SDP and full header such that the parameters can be properly changed. However, the reINVITE message may be used to refresh a session. This may be referred to as a simple refresh message. But, the simple refresh message does not include an SDP or any other message body. The simple refresh message includes only a reduced header. This reduces time spent building and parsing the simple refresh message. | 01-19-2012 |
20130290550 | TERMINAL CAPABILITIES SET EXCHANGE BETWEEN HETEROGENEOUS ENDPOINTS - In one embodiment, a method includes receiving at a protocol translator a first message from a first endpoint to a second endpoint. The first message includes a list of media capabilities of the first endpoint. The method also includes transmitting from the protocol translator a second message to the second endpoint including a media capabilities request header and receiving at the protocol translator a response message from the second endpoint. The response message includes a response header including a list of the media capabilities of the second endpoint. | 10-31-2013 |
20140022953 | HANDLING REDIRECT CALLS - In a particular embodiment, a network device receives, from a first device, a first call request for a second device. The network device may then send the first call request to a redirect server, which can determine where to send the call. The network device receives a response from the redirect server indicating an address to redirect the call request to. The network device then determines a redirect ID for the redirect. The network device sends a message to the first device with the redirect ID where the message indicates that a redirection occurred to the third device. The network device then receives a second call request from the first device that includes the redirect ID. The network device determines if the call was part of a previous redirect. If so, the second call request is sent to the address associated with the redirect ID. | 01-23-2014 |
20140092896 | METHOD AND APPARATUS FOR PROVIDING ACCESS TO REAL TIME CONTROL PROTOCOL INFORMATION FOR IMPROVED MEDIA QUALITY CONTROL - Various embodiments provide methods and systems operable to provide access to real time control protocol (RTCP) information for improved media quality control. An example embodiment includes a message processor to receive a message, the message including information indicative of an RTP port identifier, and to add to the received message information indicative of an auxiliary RTCP port identifier; and a message communication component to communicate the information indicative of an auxiliary RTCP port identifier to a node. | 04-03-2014 |
Krishnan R. Parameswaran, Tewksbury, MA US
Patent application number | Description | Published |
---|---|---|
20100316327 | Surface Plasmon Enhanced Optical Devices for Integrated Photonics - An optical device for integrated photonic applications includes a substrate, a dielectric waveguide and a surface plasmon waveguide. The dielectric waveguide includes a dielectric waveguide core disposed relative to a dielectric waveguide cladding and a common cladding. The surface plasmon waveguide includes a surface plasmon waveguide core disposed relative to the common cladding and a surface plasmon waveguide cladding. The common cladding couples the dielectric waveguide and the surface plasmon waveguide. | 12-16-2010 |
Lalitha Parameswaran, Billerica, MA US
Patent application number | Description | Published |
---|---|---|
20120276334 | Surfaces with Controllable Wetting and Adhesion - Surfaces that have both micrometer- and nanometer-scale features can have controllable wetting and adhesion properties. The surfaces can be reversibly switched between states of greater and lesser hydrophobicity, and between states of greater and lesser droplet adhesion. | 11-01-2012 |
Lesh Parameswaran, Eindhoven NL
Patent application number | Description | Published |
---|---|---|
20100070299 | TIME MANAGEMENT IN A HEALTHCARE FACILITY - A time management system for monitoring a patient in a healthcare facility is disclosed herein. The time management system comprises a monitoring device to monitor the progress of a procedure being undergone by the patient in the healthcare facility and output a monitored signal indicative of the progress of the procedure, as well as an indicator to indicate the progress of the procedure based on at least the monitored signal. | 03-18-2010 |
20100080431 | SMART PATIENT-MONITORING CHAIR - A patient carrier is hereby proposed for use in a radiation imaging suite, the patient carrier comprising at least one sensor configured to detect one or more parameters in a group of environmental parameters in the radiation imaging suite and physiological parameters of a patient positioned on the patient carrier, and an event initiator arranged to initiate an event in the radiation imaging suite based on the one or more detected parameters. | 04-01-2010 |
Manikantan Parameswaran, Long Branch, NJ US
Patent application number | Description | Published |
---|---|---|
20130338958 | HYBRID LOCATION TEST SYSTEM AND METHOD - The technology disclosed relates to testing hybrid positioning systems, including systems that rely on MEMS sensors. In particular, it relates to methods and devices for configuring and running tests of hybrid positioning systems. | 12-19-2013 |
Meenakshinathan Parameswaran, Coquitlam CA
Patent application number | Description | Published |
---|---|---|
20090242882 | THREE-DIMENSIONAL MICROSTRUCTURES AND METHODS FOR MAKING SAME - Microstructures can be formed as patterned layers on a substrate and then erecting the microstructures out of the plane of the substrate. The microstructures may be formed over circuits in the substrate. In some embodiments the patterned layer provides resiliently-flexible members such as cantilevers or springs that can be buckled to permit an edge defined by the patterned layer to engage a surface of the substrate. In some embodiments deformation of the resiliently-flexible members results the edge being forced against the substrate. Such microstructures may be applied in a wide range of applications including supporting optical elements, sensors, antennas or the like out of the plane of a substrate. Examples of accelerometer structures are described. | 10-01-2009 |
Meenakshinathan Ash Parameswaran, Coquitlam CA
Patent application number | Description | Published |
---|---|---|
20090046018 | LITHOGRAPHICALLY CONTROLLED CURVATURE FOR MEMS DEVICES AND ANTENNAS - Lithographically fabricated apparatus are provided. The apparatus are capable of self-assembly to extend at least in part in an out-of-plane direction. A cantilever arm is anchored to a substrate at one of its ends and fabricated to provide a cantilever portion that extends from the anchor in a longitudinal direction generally parallel to the substrate, One or more posts are fabricated atop the cantilever portion. The posts shrink from a first volume to a second volume, less than the first volume, during fabrication thereof. The change in volume of the post from the first volume to the second volume causes stress between the post and the cantilever arm resulting in the cantilever portion bending from an in-plane orientation extending in the longitudinal direction to a self-assembled orientation extending at least in part in an out-of-plane direction away from the substrate. | 02-19-2009 |
Pramod Parameswaran, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20120326768 | Hybrid Impedance Compensation in a Buffer Circuit - A compensation circuit for controlling a variation in output impedance of at least one buffer circuit includes a monitor circuit and a control circuit coupled with the monitor circuit. The monitor circuit includes a pull-up portion including at least one PMOS transistor and a pull-down portion comprising at least one NMOS transistor. The monitor circuit is configured to track an operation of an output stage of the buffer circuit and is operative to generate at least a first control signal indicative of a status of at least one characteristic of corresponding pull-up and pull-down portions in the output stage of the buffer circuit over variations in PVT conditions to which the buffer circuit may be subjected. The control circuit is operative to generate a set of digital control bits as a function of the first control signal. The set of digital control bits is operative to compensate the pull-up and pull-down portions in the output stage of the buffer circuit over prescribed variations in PVT conditions. | 12-27-2012 |
20130002267 | Impedance Mismatch Detection Circuit - A comparison circuit for detecting impedance mismatch between pull-up and pull-down devices in a circuit to be monitored includes a comparator operative to receive first and second signals and to generate, as an output, a third signal indicative of a difference between the first and second signals. A first signal generator is operative to generate the first signal indicative of a difference between reference pull-up and pull-down currents that is scaled by a prescribed amount. The reference pull-up current is indicative of a current flowing through at least one corresponding pull-up transistor device in the circuit to be monitored. The pull-down reference current is indicative of a current flowing through at least one corresponding pull-down transistor device in the circuit to be monitored. A second signal generator connected with the second input of the comparator is operative to generate the second signal as a reference voltage defining a prescribed impedance mismatch threshold associated with the circuit to be monitored. | 01-03-2013 |
20130021085 | Voltage Level Translator Circuit for Reducing Jitter - A voltage level translator circuit for translating an input signal referenced to a first voltage supply to an output signal referenced to a second voltage supply includes an input stage for receiving the input signal, the input stage including at least first and second nodes, a voltage at the second node being a logical complement of a voltage at the first node. A load circuit is coupled with the input stage, the load circuit being operative to at least temporarily store a signal at the first and/or second nodes which is indicative of a logical state of the input signal. An output stage connected with the second node is operative to generate an output signal which is indicative of a logical state of the input signal. The voltage level translator circuit further includes a compensation circuit connected with the output stage and operative to balance pull-up and pull-down propagation delays in the voltage level translator circuit as a function of a voltage at the first node. | 01-24-2013 |
20130328611 | JITTER REDUCTION IN HIGH SPEED LOW CORE VOLTAGE LEVEL SHIFTER - An apparatus comprising a level shifter circuit and a control circuit. The level shifter circuit may be configured to generate a differential output in response to (i) a first differential input, (ii) a second differential input and (iii) a first supply. The level shifter circuit comprises a first pull down transistor pair operating with the first supply. The control circuit may be configured to generate the second differential input in response to (i) the first differential input and (ii) a second supply. The control circuit generally comprises a second pull down transistor pair operating with the second supply. The second supply has a higher voltage than the first supply. | 12-12-2013 |
20130342258 | LOW POWER RECEIVER FOR IMPLEMENTING A HIGH VOLTAGE INTERFACE IMPLEMENTED WITH LOW VOLTAGE DEVICES - An apparatus comprising a first stage and a second stage. The first stage may be configured to generate an intermediate signal having a first voltage in response to an input signal having a second voltage received from a pad. The second stage may be configured to generate a core voltage in response to the first voltage. The voltage received from the pad may operate at a voltage compliant with one or more published interface specifications. | 12-26-2013 |
20140125404 | HIGH-VOLTAGE TOLERANT BIASING ARRANGEMENT USING LOW-VOLTAGE DEVICES - A reference circuit includes an NMOS transistor, a PMOS transistor and a bias circuit. The NMOS transistor includes a source connected with a first voltage supply and a gate adapted to receive a first bias signal. The PMOS transistor includes a source connected with a second voltage supply, a gate adapted to receive a second bias signal, and a drain connected with a drain of the NMOS transistor at an output of the reference circuit. The bias circuit generates the first and second bias signals. Magnitudes the first and second bias signals are configured to control a reference signal generated by the reference circuit such that when the reference signal is near a quiescent value of the reference signal, a current in the reference circuit is below a first level, and when the reference signal is outside of the prescribed limits, the current in the reference circuit increases nonlinearly. | 05-08-2014 |
20140176230 | High-Voltage Tolerant Biasing Arrangement Using Low-Voltage Devices - A reference circuit includes an NMOS transistor, a PMOS transistor and a bias circuit. The NMOS transistor includes a source connected with a first voltage supply and a gate adapted to receive a first bias signal. The PMOS transistor includes a source connected with a second voltage supply, a gate adapted to receive a second bias signal, and a drain connected with a drain of the NMOS transistor at an output of the reference circuit. The bias circuit generates the first and second bias signals. Magnitudes the first and second bias signals are configured to control a reference signal generated by the reference circuit such that when the reference signal is near a quiescent value of the reference signal, a current in the reference circuit is below a first level, and when the reference signal is outside of the prescribed limits, the current in the reference circuit increases nonlinearly. | 06-26-2014 |
Prathap Parameswaran, Tempe, AZ US
Patent application number | Description | Published |
---|---|---|
20130256149 | MICROBIAL ELECTROLYSIS CELLS AND METHODS FOR THE PRODUCTION OF CHEMICAL PRODUCTS - A microbial electrolysis cell having a brush anode is described. A method of producing products, such as hydrogen, at the cathode of the microbial electrolysis cell is also provided. The microbial electrolysis cell is configured in a cylindrical shape having an anode, cathode and anion exchange membrane all disposed concentrically. A brush anode spirally wound around the outside of the cylindrical microbial electrolysis cell is described. The method may include sparging the anode and/or cathode with air in some cases. In addition, CO | 10-03-2013 |
Premnath Parameswaran, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20140279910 | PROVIDING DATA AGGREGATED FROM VARIOUS SOURCES TO A CLIENT APPLICATION - A system and a method are disclosed for generating a repository to be used on a client device. The repository is generated based on a repository format supported by the client device, which is identified by analyzing an empty repository created by the client device. The generated repository is configured with metadata that allows an operating system executing on the client device to communicate with the repository. Once generated, the repository is populated with data associated with a user of the client device. The populated repository is transmitted to the client device, where the repository is used by applications for retrieving and storing data. | 09-18-2014 |
Rajesh Parameswaran, Xenia, OH US
Patent application number | Description | Published |
---|---|---|
20130126290 | Overrunning Clutch with Integral Piloting Using Assembled Bearing Blocks - A clutch is provided that includes an inner race and an outer race that moves relative to the inner race. A pedestal is also provided and the position of the pedestal is fixed with respect to at least one of the inner race or the outer race. A bearing block is also included that engages the pedestal. In some versions of the clutch the bearing block may be made out of plastic or bronze. | 05-23-2013 |
Rajkrishnan Parameswaran, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20130019304 | Method and apparatus for detecting and dealing with a lost electronics deviceAANM CAI; LukaiAACI Redondo BeachAAST CAAACO USAAGP CAI; Lukai Redondo Beach CA USAANM Menendez; Jose R.AACI San DiegoAAST CAAACO USAAGP Menendez; Jose R. San Diego CA USAANM Silverstein; Roy BenjaminAACI San DiegoAAST CAAACO USAAGP Silverstein; Roy Benjamin San Diego CA USAANM Parameswaran; RajkrishnanAACI San DiegoAAST CAAACO USAAGP Parameswaran; Rajkrishnan San Diego CA US - Techniques for detecting and dealing with a lost electronics device are disclosed. In one design, the device may autonomously determine whether it is lost. The device may destroy at least one component to render it inoperable and may perform other actions in response to determining that it is lost. In another design, the device may determine available battery power of the device upon determining that it is lost, select at least one action in a list of possible actions based on the available battery power, and perform the selected action(s). In yet another design, upon determining that it is lost, the device may prevent access to information on the device based on a secondary security key, which is not used for encrypting information during normal operation. In yet another design, the device may notify at least one contact and may perform at least one additional action upon determining that it is lost. | 01-17-2013 |
Ramakrishnan Parameswaran, Tamil Nadu IN
Patent application number | Description | Published |
---|---|---|
20150220541 | System and Method for Converting Format of Jobs Associated with a Job Stream - System(s) and method(s) converting format of jobs associated with a software job stream are disclosed. A file containing syntax in an original format is received. The syntax defines the jobs and schedules in the original format. At least one keyword associated with the jobs and schedules and definition format of the jobs is identified. At least one mandatory parameter or optional parameter is checked while applying logic rules. The logic rules define mapping conditions with respect to each attribute associated with the mandatory and optional parameters. The keywords and the definition format associated with the job and schedule are mapped to a set of pre-defined keywords and definition format to obtain a set of mapped keywords and mapped definition format. The mapped keywords and mapped definition format are used to convert original syntax into a desired syntax thereby converting original format of the jobs and schedules into the desired format. | 08-06-2015 |
Ramkumar Parameswaran, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20130294221 | Optimization for Trill LAN Hellos - Systems and methods may be provided embodying an optimized Trill LAN network hello mode. The optimized hello mode may allow the number of LAN hellos exchanged to be reduced significantly in a steady state mode of operation. No modifications to the current Trill specification are needed and in a converged state (when designated RBridge election and appointed forwarder appointments are complete), only 1 hello PDU per RBridge is originated in every hello interval. | 11-07-2013 |
20140269330 | OPTIMAL TREE ROOT SELECTION FOR TREES SPANNING MULTIPLE SITES - Embodiments provide a method, network device, and computer program product for optimizing traffic in a link-state network distributed across a plurality of sites. The method, network device, and computer program product include receiving a multi-destination message at a first node within the link-state network. Additionally, the method, network device, and computer program product include identifying a plurality of multi-destination trees within the network, each tree having a respective root node. The method, network device, and computer program product determine a plurality of cost values corresponding to each of the plurality of multi-destination trees, based on one or more links along a shortest path from the first node to the respective root node of each tree. Based on the determined cost values, the method, network device, and computer program product select one or more of the multi-destination trees and transmit the multi-destination message using the selected tree. | 09-18-2014 |
20150085706 | CONVERGENCE OF MULTI-DESTINATION TRAFFIC IN A NETWORK ENVIRONMENT - An example method for convergence of multi-destination traffic in a network environment is provided and includes receiving a first type-length-value (TLV) message from a true broadcast root in a Transparent Interconnection of Lots of Links (TRILL) network, where the first TLV message indicates a first subset of multi-destination trees in the TRILL network, receiving a second TLV message from the true broadcast root indicating a second subset of multi-destination trees in the TRILL network, such that a union of the first subset and the second subset indicates at least one inactive multi-destination tree in the TRILL network, and deleting the inactive tree from a hash table of active trees. | 03-26-2015 |
Sathiyan Parameswaran, Morrisplains, NJ US
Patent application number | Description | Published |
---|---|---|
20110227729 | SYSTEMS AND METHODS FOR A SECURE SHIPPING LABEL - According to various embodiments, a shipping label validation system is provided for determining whether a shipping label is valid or counterfeit. The system may be used, for example, by a shipping entity (e.g., a common carrier) to prevent counterfeiting by generating and embedding onto the shipping label a shipping label hash index based upon at least a portion of the data located on the shipping label. The shipping label data may include, for example, a sender's address, recipient's address, package weight, tracking number, routing code, service code, and/or MaxiCode. The system may also be used to detect existing counterfeit shipping labels by independently generating a confirmation hash index based upon the same portion of the data used to calculate the shipping label hash index. In various embodiments, the system identifies counterfeit shipping labels based upon any discrepancies revealed when comparing the shipping label hash index to the confirmation hash index. | 09-22-2011 |
20110307357 | ENHANCED PAYMENTS FOR SHIPPING - Systems, methods, apparatus, and computer program products are provided for initiating shipment of and payment for shipping a parcel. For example, in one embodiment, a customer/user can receive a message on a user device from a carrier that includes an authorization code for shipping a parcel. After the customer/user ships the parcel, the carrier can charge a variety of accounts for the shipping charges, including a wireless services provider associated with the user device. In another embodiment, the customer/user can interact with a kiosk to ship the parcel. In this embodiment, the carrier can also charge a variety of accounts for the shipping charges, including a wireless services provider. | 12-15-2011 |
20110307361 | ENHANCED PAYMENTS FOR SHIPPING - Systems, methods, apparatus, and computer program products are provided for initiating shipment of and payment for shipping a parcel. For example, in one embodiment, a customer/user can receive a message on a user device from a carrier that includes an authorization code for shipping a parcel. After the customer/user ships the parcel, the carrier can charge a variety of accounts for the shipping charges, including a wireless services provider associated with the user device. In another embodiment, the customer/user can interact with a kiosk to ship the parcel. In this embodiment, the carrier can also charge a variety of accounts for the shipping charges, including a wireless services provider. | 12-15-2011 |
20150262320 | ENHANCED PAYMENTS FOR SHIPPING - Systems, methods, apparatus, and computer program products are provided for initiating shipment of and payment for shipping a parcel. For example, in one embodiment, a customer/user can receive a message on a user device from a carrier that includes an authorization code for shipping a parcel. After the customer/user ships the parcel, the carrier can charge a variety of accounts for the shipping charges, including a wireless services provider associated with the user device. In another embodiment, the customer/user can interact with a kiosk to ship the parcel. In this embodiment, the carrier can also charge a variety of accounts for the shipping charges, including a wireless services provider. | 09-17-2015 |
Seshan Parameswaran, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20150227543 | METHOD AND APPARATUS FOR REPLICATION OF FILES AND FILE SYSTEMS USING A DEDUPLICATION KEY SPACE - A method and apparatus for rapid replication of deduplicated file system data is described. The method may include initiating replication of a file from a source deduplication system to a destination deduplication system, and transferring deduplication metadata for each block of the file from the source deduplication system to the destination deduplication system. The method may also include transferring an identifier file from the source deduplication system to the destination deduplication system that includes a block number corresponding to a block of the file and a unique identifier value generated from the block of the file. The method may also include receiving a data request file from the destination deduplication system, and transferring the blocks of data identified in the data request file to complete replication of the file on the destination deduplication system. | 08-13-2015 |
Sivakumar Parameswaran, Irving, TX US
Patent application number | Description | Published |
---|---|---|
20120308402 | Advanced Frequency Variable Pump Speed Controller and Method of Operating - The invention is an apparatus and method of varying power output and decrease noise generation of spa pumps by powering them with a variable frequency power device, digital signals capable of controlling cascaded pumps using ganged controls, and to decrease safety concerns of spas using an integrated water level and motion detectors. | 12-06-2012 |
Sridevan Parameswaran, Kensington AU
Patent application number | Description | Published |
---|---|---|
20150154330 | Hierarchical determination of metrics for component-based parameterized SoCs - A method of determining a metric of an SoC, the method comprising: receiving a model dependency graph representing the SoC, the model dependency graph having a plurality of nodes representing components of the SoC and their models, and a plurality of directed edges between the nodes representing variables passed between the nodes of the model dependency graph; modifying the model dependency graph by clustering a plurality of strongly connected nodes in the model dependency graph into a single clustered node to form a clustered model dependency graph; determining an execution schedule according to a direction of an edge in the clustered model dependency graph; and executing models in the clustered model dependency graph according to the execution schedule to determine metrics of the SoC. | 06-04-2015 |
20150363110 | MEMORY CONFIGURATION FOR INTER-PROCESSOR COMMUNICATION IN AN MPSoC - A method determines a configuration for inter-processor communication for a heterogeneous multi-processor system. The method determines at least one subgraph of a graph representing communication between processors of the heterogeneous multi-processor system. For each subgraph the method (i) determines a plurality of subgraph design points. Each subgraph design point has a variation of channel mapping between any two of the processors in the subgraph by selecting from first-in-first-out (FIFO) memory and shared cache, and varying the shared cache and a local memory associated with at least one of the processors according to the channel mapping; and (ii) selects a memory solution for the subgraph, based on a cost associated with the selected memory solution. The method then determines a configuration for the graph of the heterogeneous multi-processor system, based on the selected memory solutions, to determine the configuration for inter-processor communication for the heterogeneous multi-processor system. | 12-17-2015 |
Sriram Parameswaran, Bengalura IN
Patent application number | Description | Published |
---|---|---|
20150218572 | NOVEL REGULATORY SYSTEM FOR CONTROLLING GENE EXPRESSION IN PLANTS - The present invention relates to the regulation of transgene expression in plants through a transactivation system which comprises the following: (1) a promoter comprising LexA binding sites; and (2) a fusion transactivator protein comprising a LexA DNA-binding domain and an activation domain, such as the transactivation domain of a C-repeat binding factor protein. | 08-06-2015 |
Sriram Parameswaran, Hyderabad IN
Patent application number | Description | Published |
---|---|---|
20140344179 | AUTOMATED SUPPLIER MANAGEMENT PROCESSES - Systems and methods provide for supplier information handling. A trigger event corresponding to a requested change in a supplier relationship status for a prospective supplier may be recognized. Responsive to the trigger event, a supplier profile corresponding to the prospective supplier may be processed to identify missing profile information. A workflow may be launched to collect the missing profile information from the prospective supplier. The missing profile information may be collected from the prospective supplier. Responsive to an approval of changes to the supplier profile based on the missing profile information, a spend authorization workflow may be launched to promote the supplier relationship status. | 11-20-2014 |
Subramanian Parameswaran, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20140258628 | SYSTEM, METHOD AND COMPUTER-READABLE MEDIUM FOR MANAGING A CACHE STORE TO ACHIEVE IMPROVED CACHE RAMP-UP ACROSS SYSTEM REBOOTS - A cache controller having a cache store and associated with a storage system maintains information stored in the cache store across a reboot of the cache controller. The cache controller communicates with a host computer system and a data storage system. The cache controller partitions the cache memory to include a metadata portion and log portion. A separate portion is used for cached data elements. The cache controller maintains a copy of the metadata in a separate memory accessible to the host computer system. Data is written to the cache store when the metadata log reaches its capacity. Upon a reboot, metadata is copied back to the host computer system and the metadata log is traversed to copy additional changes in the cache that have not been saved to the data storage system. | 09-11-2014 |
Suresh Parameswaran, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20090085614 | Circuits and methods for programming integrated circuit input and output impedances - An integrated circuit may include at least a first replica driver stage coupled between a reference impedance input and a first power supply node and having a first programmable driver impedance set by a first driver configuration value in the same manner as a first output driver section of the integrated circuit. At least a first replica input termination stage may be coupled between the reference impedance input and the first power supply node and having a first programmable termination impedance set by a first termination configuration value in the same manner as a first input termination section of the integrated circuit. An impedance programming circuit may generate at least the first driver configuration value and the first termination configuration value in response to a potential at the reference node. | 04-02-2009 |
Suresh P. Parameswaran, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20140091819 | METHOD OF TESTING A SEMICONDUCTOR STRUCTURE - An integrated circuit (IC) comprises routing circuitry including a plurality of signal line segments in routing layers of the IC, and a plurality of micro-bump contacts coupled to the routing circuitry. The IC includes a plurality of test circuits coupled to respective subsets of the plurality of signal line segments. Each test circuit is configured to connect micro-bump contacts in the respective subset to form first and second sets of daisy chains. Each test circuit is configured to test the first and second sets of daisy chains for open circuits and test for short circuits between the first and second sets of daisy chains. Each test circuit is configured to determine the locations of detected open circuits and determine the locations of detected short circuits. | 04-03-2014 |
Vasudev Parameswaran, Dayton, NJ US
Patent application number | Description | Published |
---|---|---|
20090034793 | Fast Crowd Segmentation Using Shape Indexing - A method for performing crowd segmentation includes receiving video image data (S | 02-05-2009 |
20090296989 | Method for Automatic Detection and Tracking of Multiple Objects - A method for automatically detecting and tracking objects in a scene. The method acquires video frames from a video camera; extracts discriminative features from the video frames; detects changes in the extracted features using background subtraction to produce a change map; uses the change map to use a hypothesis to estimate of an approximate number of people along with uncertainty in user specified locations; and using the estimate, track people and update the hypotheses for a refinement of the estimation of people count and location. | 12-03-2009 |
20100008540 | Method for Object Detection - A method for object detection from a visual image of a scene. The method includes: using a first order predicate logic formalism to specify a set of logical rules to encode contextual knowledge regarding the object to be detected; inserting the specified logical rules into a knowledge base; obtaining the visual image of the scene; applying specific object feature detectors to some or all pixels in the visual image of the scene to obtain responses at those locations; using the obtained responses to generate logical facts indicative of whether specific features or parts of the object are present or absent at that location in the visual image; inserting the generated logical facts into the knowledge base; and combining the logical facts with the set of logical rules to whether the object is present or absent at a particular location in the scene. | 01-14-2010 |
Vasudev Parameswaran, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20130129216 | Text Detection Using Multi-Layer Connected Components With Histograms - A digital image is converted to a multiple level image, and multiple scale sets are formed from connected components of the multiple level image such that different ones of the scale sets define different size spatial bins. For each of the multiple scale sets there is generated a count of connected components extracted from the respective scale set for each spatial bin; and adjacent spatial bins which represent connected components are linked. Then the connected components from the different scale sets are merged and text line detection is performed on the merged connected components. In one embodiment each of the scale sets is a histogram, and prior to linking all bins with less than a predetermined count are filtered out; and each histogram is extended such that counts of adjacent horizontal and vertical bins are added (single region bins are filtered out) and the linking is on the extended histograms. | 05-23-2013 |
20130129222 | METHODS AND APPARATUSES FOR FACILITATING DETECTION OF TEXT WITHIN AN IMAGE - Methods and apparatuses are provided for facilitating detection of text within an image. A method may include calculating an alpha value associated with an image region containing a hypothesized text fragment. The alpha value may be defined as a function of a curved character length distribution, a character width distribution, and an inter-character spacing distribution for the hypothesized text fragment. The method may additionally include calculating a gamma value based at least in part on an interval length distribution determined for the hypothesized text fragment. The method may also include classifying whether the image region is a text-containing region based at least in part on the calculated alpha and gamma values. Corresponding apparatuses are also provided. | 05-23-2013 |
20150356368 | ENTRANCE DETECTION FROM STREET-LEVEL IMAGERY - Architecture that detects entrances on building facades. In a first stage, scene geometry is exploited and the multi-dimensional problem is reduced down to a one-dimensional (1D) problem. Entrance hypotheses are generated by considering pairs of locations along lines exhibiting strong gradients in the transverse direction. In a second stage, a rich set of discriminative image features for entrances is explored according to constructed designs, specifically focusing on properties such as symmetry and color consistency, for example. Classifiers (e.g., random forest) are utilized to perform automatic feature selection and entrance classification. In another stage, a joint model is formulated in three dimensions (3D) for entrances on a given facade, which enables the exploitation of physical constraints between different entrances on the same facade in a systematic manner to prune false positives, and thereby select an optimum set of entrances on a given facade. | 12-10-2015 |
Venkatacha Parameswaran, Cerritos, CA US
Patent application number | Description | Published |
---|---|---|
20120148475 | AUGMENTED REACTOR FOR CHEMICAL VAPOR DEPOSITION OF ULTRA-LONG CARBON NANOTUBES - Apparatus to produce carbon nanotubes (CNTs) of arbitrary length using a chemical vapor deposition (CVD) process reactor furnace is described, where the CNTs are grown axially along a portion of the length of the furnace. The apparatus includes a spindle and a mechanism for rotating the spindle. The spindle located within a constant temperature region of the furnace and operable to collect the CNT around the rotating spindle as the CNT is grown within the furnace. | 06-14-2012 |
20140212353 | AUGMENTED REACTOR FOR CHEMICAL VAPOR DEPOSITION OF ULTRA-LONG CARBON NANOTUBES - Apparatus to produce carbon nanotubes (CNTs) of arbitrary length using a chemical vapor deposition (CVD) process reactor furnace is described, where the CNTs are grown axially along a portion of the length of the furnace. The apparatus includes a spindle and a mechanism for rotating the spindle. The spindle located within a constant temperature region of the furnace and operable to collect the CNT around the rotating spindle as the CNT is grown within the furnace. | 07-31-2014 |
Venkatesan Parameswaran, Chennai IN
Patent application number | Description | Published |
---|---|---|
20080207606 | Novel heterocycles - Novel heterocyclic compounds of the general formula (I), their derivatives, analogs, tautomeric forms, stereoisomers, polymorphs, hydrates, solvates, pharmaceutically acceptable salts, pharmaceutical compositions, metabolites and prodrugs thereof are described. These compounds are useful in the treatment of immunological diseases, inflammation, pain disorder, rheumatoid arthritis; osteoporosis; multiple myeloma; uveititis; acute and chronic myelogenous leukemia; atherosclerosis; cancer; cachexia; ischemic-induced cell-damage; pancreatic beta cell destruction; osteoarthritis; rheumatoid spondylitis; gouty arthritis; inflammatory bowel disease; adult respiratory distress syndrome (ARDS); psoriasis; Crohn's disease; allergic rhinitis; ulcerative colitis; anaphylaxis; contact dermatitis; muscle degeneration; asthma; COPD; bone resorption diseases; multiple sclerosis; sepsis; septic shock; toxic shock syndrome and fever. More particularly these compounds are useful as PDE4 inhibitors, and useful for treating PDE4 mediated diseases. | 08-28-2008 |
20130172350 | PYRIMIDINE COMPOUNDS AND THEIR USES - Pyrimidine compounds of the general formula (I), their derivatives, analogs, tautomeric forms, stereoisomers, polymorphs, hydrates, solvates, pharmaceutically acceptable salts, pharmaceutical compositions, metabolites and prodrugs thereof, are useful are useful as PDE4 inhibitors and are useful for treating PDE4 mediated diseases and in the treatment of immunological diseases, inflammation, pain disorder, rheumatoid arthritis; osteoporosis; multiple myeloma; uveititis; acute and chronic myelogenous leukemia; atherosclerosis; cancer; cachexia; ischemic-induced cell damage; pancreatic beta cell destruction; osteoarthritis; rheumatoid spondylitis; gouty arthritis; inflammatory bowel disease; ARDS; psoriasis; Crohn's disease; allergic rhinitis; ulcerative colitis; anaphylaxis; contact dermatitis; muscle degeneration; asthma; COPD; bone resorption diseases; multiple sclerosis; sepsis; septic shock; toxic shock syndrome and fever. | 07-04-2013 |
Venkatesan Parameswaran, Tamilnadu IN
Patent application number | Description | Published |
---|---|---|
20100329998 | NOVEL HETEROCYCLES - Described are novel heterocyclic compounds of the general formula (I), their derivatives, analogs, tautomeric forms, stereoisomers, polymorphs, hydrates, solvates, pharmaceutically acceptable salts, pharmaceutical compositions, metabolites and prodrugs thereof. These compounds are useful in the treatment of immunological diseases, inflammation, pain disorder, rheumatoid arthritis; osteoporosis; multiple myeloma; uveititis; acute and chronic myelogenous leukemia; atherosclerosis; cancer; cachexia; ischemic-induced cell damage; pancreatic beta cell destruction; osteoarthritis; rheumatoid spondylitis; gouty arthritis; inflammatory bowel disease; ARDS; psoriasis; Crohn's disease; allergic rhinitis; ulcerative colitis; anaphylaxis; contact dermatitis; muscle degeneration; asthma; COPD; bone resorption diseases; multiple sclerosis; sepsis; septic shock; toxic shock syndrome and fever. More particularly these compounds are useful as PDE4 inhibitors and are useful for treating PDE4 mediated diseases. | 12-30-2010 |