Palavalli
Amarnath Palavalli, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20150242226 | METHODS AND SYSTEMS FOR CALCULATING COSTS OF VIRTUAL PROCESSING UNITS - This disclosure presents computational systems and methods for calculating the cost of vCPUs from the cost of CPU computing cycles. In one aspect, a total number of computing cycles used by one or more virtual machines (“VMs”) is calculated based on utilization measurements of a multi-core processor for each VM over a period of time. The method also calculates a total number of virtual CPUs (“vCPUs”) used by the one or more VMs based on vCPU counts for each VM over the period of time. A cost per vCPU is calculated based on the total number of computing cycles, the total number of vCPUs, and cost per computing cycle. The cost per vCPU is stored in a data-storage device. The cost per vCPU can be used to calculate the cost of a VM that uses one or more of the vCPUs. | 08-27-2015 |
Naveen A. Palavalli, Bothell, WA US
Patent application number | Description | Published |
---|---|---|
20100306554 | DISTRIBUTED KEY ENCRYPTION IN SERVERS - Architecture that stores specific passwords on behalf of users, and encrypts the passwords using encryption keys managed by a distributed key management system. The encryption keys are stored in a directory service (e.g., hierarchical) in an area that is inaccessible by selected entities (e.g., administrative users) having superior permissions such as supervisory administrators, but accessible to the account components that need to access the unencrypted passwords. The distributed key management system makes the encryption key stored in the directory service available to all hardware/software components that need the key to encrypt or decrypt the passwords. | 12-02-2010 |
Nithin Devarajulu Palavalli, Wufeng Township TW
Patent application number | Description | Published |
---|---|---|
20110233672 | SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF - A semiconductor structure is provided. A second conductivity type well region is formed on a first conductivity type substrate. A second conductivity type diffused source and second conductivity type diffused drain are formed on the first conductivity type substrate. A gate structure is formed on the second conductivity type well region between the second conductivity type diffused source and the second conductivity type diffused drain. First conductivity type buried rings are arranged in a horizontal direction, and formed in the second conductivity type well region, and divide the second conductivity type well region into an upper drift region and a lower drift region. | 09-29-2011 |
Suman S. Palavalli, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20140025465 | Tracking Pre-Purchase/Post-Purchase Shopping Activity - A mechanism is provided for tracking and facilitating pre-shopping/post-purchase activity. An indication is received that a user has completed a task in a set of tasks of a quest, where the quest is a pre-purchase/post-purchase shopping activity quest. Verification is made as to whether the task has been completed. Responsive to verifying the task has been completed, a determination is made as to whether all of the set of tasks of the quest have been completed. Responsive to all of the set of tasks being completed, a presentation is initiated of an agreed-upon reward to the user. All information from quest is then submitted to a sponsor of the quest. | 01-23-2014 |
Suman Sathyanarayana Palavalli, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20100325337 | METHOD AND SYSTEM FOR VISUALIZING A STORAGE AREA NETWORK - A method and system for visualizing a SAN is disclosed. In one embodiment, a method for visualizing a SAN includes scanning SAN components in the SAN to determine respective types of the SAN components and connectivity information between the SAN components. The method also includes generating a hierarchically-laid-out SAN graph by determining respective positions of the SAN components in the SAN based on the types of the SAN components and the connectivity information. The method further applying a force-directed model to the hierarchically-laid-out SAN graph to generate a SAN topology layout, wherein attractive and repulsive forces between the SAN components are tuned based on the types of the SAN components and the connectivity information. In addition, the method includes displaying the SAN topology layout on the display area of a display device in a management station coupled to the SAN. | 12-23-2010 |