Palaniappan
Chidambaram Palaniappan, Singapore SG
Patent application number | Description | Published |
---|---|---|
20130333620 | FEED-THROUGH APPARATUS FOR A CHEMICAL VAPOUR DEPOSITION DEVICE - A feed-through apparatus for a chemical vapor deposition device including: a feed-through main body; a plurality of runner units; and a feed-through device rotatable with respect to the plurality of runner units within the feed-through main body. Each runner unit has a fluid inlet and an elongated runner for receiving the fluid from the fluid inlet wherein the elongated runner extends spirally on a surface of the runner unit. The feed-through device has a plurality of feed-through device orifices for receiving fluids from corresponding elongated runners during rotation of the feed-through device and has outlet-orifices for releasing the fluids into a reactor chamber. | 12-19-2013 |
Kaleeswari Palaniappan, Singapore SG
Patent application number | Description | Published |
---|---|---|
20140180660 | METHODS AND SYSTEMS FOR IN SILICO DESIGN - Embodiments describe computer systems and computer programs for implementing BioCAD methods comprising one or more data models and one or more BioCAD tools, wherein the BioCAD tools enable users to design or refactor a biomolecule or to conduct a biological experiment in silico by user input of one or more components selected by the user from a database populated with information on components and scientific data of existing biomolecules and experiments. Data models of the programs are operable to manage development of the new biomolecule or experiment based on information in the databases. Computer programs also provide an output with information that enables the users to determine in silico if the newly designed or refactored molecule or biological experiment is satisfactory or not for its intended purpose in vitro and also provides the user the capability to re-design the biomolecule or experiment till it is satisfactory. | 06-26-2014 |
Prasath Palaniappan, Chennai IN
Patent application number | Description | Published |
---|---|---|
20120026328 | System and Method for Classification of Moving Object During Video Surveillance - A system for classifying moving objects during video-based surveillance comprising: capturing a silhouette image of a moving object, resizing the captured image, computing an average height to width ratio and a center of gravity for the object in the resized image, dividing the resized image, comparing the average height to average width of the object and further comparing the variance of center of gravity with a predetermined threshold value to classify the object in the captured silhouette into predetermined classes. | 02-02-2012 |
Rama Palaniappan, Chennai IN
Patent application number | Description | Published |
---|---|---|
20140244237 | GLOBAL PRODUCT-SURVEY - During a survey technique, a product survey in an original language is translated into a target language, and any errors in the translation are identified and corrected. Words in the translation that do not translate well or clearly may be reverted back to the original language based on transliteration instructions. This may allow customers to answer the translated product survey in the target language using a user interface (such as a keyboard) based on the original language. After receiving answers from the users to questions in the translated product survey, the answers may be analyzed to determine results of the product survey in the target language. Then, the results may be translated back into the original language. After translation into the original language, the results across multiple target languages can be consolidated and presented. | 08-28-2014 |
Sathappan Palaniappan, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20130097445 | Method and Apparatus for Power Management Control of an Embedded Memory Having Sleep and Shutdown Features - A power management controller controls a power mode associated with a memory device and includes a logic element operative to provide a power mode control signal. The logic element is responsive to first and second control signals, the second control signal being a delayed version of the first control signal. The first control signal is provided by a processing device, and the power mode control signal transitions (i) inactive before a chip select signal transitions active and/or (ii) active after the chip select signal transitions inactive. The chip select signal controls the memory device, and the power mode control signal controls the power mode associated with the memory device. A corresponding method, computer-readable medium, and electronic system are also disclosed. A method that selects a power control mode associated with the power management controller, which controls a power mode associated with the memory device, is also disclosed. | 04-18-2013 |
20130145227 | Method and Apparatus to Reduce a Quantity of Error Detection/Correction Bits in Memory Coupled to a Data-Protected Processor Port - An interface device to interface a processing device and a memory device includes an error correcting code (ECC) encoder to calculate ECC bit(s) and to provide the ECC bit(s) to the processing device based at least in part on data provided by the memory device, thereby eliminating a need to store the ECC bits in the memory device. The interface device may include a parity encoder to provide parity bit(s) to the memory device as a function of data provided by the processing device, and a parity decoder to selectively modify the ECC bit(s) as a function of the data and parity bit(s) provided by the memory device. The ECC encoder may provide ECC bits, and the parity decoder may selectively modify the ECC bits provided to the processing device based on data provided by the memory device and parity bit(s) provided by the memory device. | 06-06-2013 |
Sathappan Palaniappan, Sivaganaga District IN
Patent application number | Description | Published |
---|---|---|
20130166938 | ARBITRATION CIRCUITRY FOR ASYNCHRONOUS MEMORY ACCESSES - A data processing system comprises a processor operating according to a first clock signal and a memory operating according to a second clock signal. The data processing system causes the processor to read data from the memory at least in part in response to a signal from first synchronizing circuitry and a signal from second synchronizing circuitry. The first synchronizing circuitry comprises a first storage element that samples a signal synchronized to the second clock signal in combination with a second storage element that samples an output of the first storage element. The first and second storage elements are triggered by inverse transitions in the first clock signal. The second synchronizing circuitry comprises third and fourth storage elements configured in a similar manner, except that they sample a signal synchronized to the first clock signal and are triggered by inverse transitions in the second clock signal. | 06-27-2013 |
20130332763 | POWER-GATED MEMORY DEVICE WITH POWER STATE INDICATION - A memory device comprises one or more power gates and state signaling circuitry. Each of the one or more power gates is configurable such that a respective portion of the memory device is powered down. The state signaling circuitry is operative to produce a power state output signal indicative of when the one or more power gates are configured such that the memory device is fully powered up. | 12-12-2013 |
Sathiskumar Palaniappan, Namakkal IN
Patent application number | Description | Published |
---|---|---|
20120144405 | Efficient Serialization of Mutable Objects - A method of serialization in a data processing system includes serializing a mutable object utilizing a full serialization process, caching primitive data and metadata regarding the mutable object in binary format in cache and then checking whether primitive fields of the mutable object are modified. Thereafter, the mutable object is again serialized utilizing an abbreviated serialization process by reference to the cached primitive data and metadata if the primitive fields of the object are not modified. In the event that primitive fields of the object are modified, the full serialization process is utilized. Thereafter, the serialized mutable object is communicated to a distributed code element. | 06-07-2012 |
20120324480 | EFFICIENT SERIALIZATION OF MUTABLE OBJECTS - A method of serialization in a data processing system includes serializing a mutable object utilizing a full serialization process, caching primitive data and metadata regarding the mutable object in binary format in cache and then checking whether primitive fields of the mutable object are modified. Thereafter, the mutable object is again serialized utilizing an abbreviated serialization process by reference to the cached primitive data and metadata if the primitive fields of the object are not modified. In the event that primitive fields of the object are modified, the full serialization process is utilized. Thereafter, the serialized mutable object is communicated to a distributed code element. | 12-20-2012 |
20140122939 | Tracking Specific JAVA Native Interface Invocations of System and Library Calls - Methods and systems may track the invocation path of a system or a library call from Java native interface (JNI) in Java applications. A native call of interest having an associated failure condition, an invocation path associated with the native call of interest, and a Java boundary crossover method (Java method invoking a JNI method) within the invocation path may all identified based on failure diagnostic information. The identified information may also be fed to a Java virtual machine (JVM). When the application is re-run, a check can be made prior to execution of the JNI method, as to whether the Java boundary crossover method is being executed. If so, then the execution stack may be compared to the invocation path of interest. | 05-01-2014 |
Sathiskumar Palaniappan, Namakkal(dt) IN
Patent application number | Description | Published |
---|---|---|
20120324443 | REDUCING DATA TRANSFER OVERHEAD DURING LIVE MIGRATION OF A VIRTUAL MACHINE - A computer-implemented method is provided for reducing network traffic associated with live migration. The method comprises selecting a virtual machine on a first physical host for migration to a second physical host, and providing each application running in the selected virtual machine with notification that the migration has started. In response to receiving the notification that the migration has started, each application reducing the number of memory pages in use during the migration. The selected virtual machine and each application is then migrated from the first physical host to the second physical host, wherein the migration of each application includes migration of the reduced number of memory pages. Non-limiting examples of methods that may be used to reduce the number of memory pages includes identifying memory that contains garbage, reducing the size of the heap, increasing the pause time used for garbage collection, deferring just-in-time compilation of hot methods, and releasing caches and buffers. | 12-20-2012 |
Sathiskumar Palaniappan, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20120131235 | USING A TABLE TO DETERMINE IF USER BUFFER IS MARKED COPY-ON-WRITE - A method, system and computer program product for determining if a buffer is marked copy-on-write. A user applications selects a buffer in user space to store data involved in a write/read operation. The user application searches a table storing addresses of buffers in user space that are marked copy-on-write to determine if the address of the selected buffer is listed in the table. If the address is listed in the table, then the selected buffer is marked copy-on-write. If the address is not listed in the table, then the selected buffer is not marked copy-on-write. By having a table store a list of addresses of buffers in user space that are marked copy-on-write by the kernel, the user application is now able to know whether the buffer in user space is marked copy-on-write. | 05-24-2012 |
20130066928 | CACHING SOCKET CONNECTIONS WHILE ENSURING THAT THERE ARE FILE DESCRIPTORS AVAILABLE FOR THE APPLICATIONS - A method, system and computer program product for caching socket connections while ensuring that there are file descriptors available for the applications. File descriptor references and their referenced objects are stored in a predefined memory region of the heap (“file descriptor heap”). Each time a socket connection is cached, a file descriptor reference may be created to be associated with the socket connection's file descriptor, where the file descriptor reference references the object of the cached socket connection. In order to ensure that there are available file descriptors for the applications, the file descriptor references and their referenced objects are collected by the garbage collector in response to various events (e.g., too many file descriptors are open) thereby freeing the file descriptors that were previously associated with the collected connection objects to be used by the applications. | 03-14-2013 |
Subramanian Palaniappan, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20150193519 | MODELING AND VISUALIZING LEVEL-BASED HIERARCHIES - Flexibly modeling and visualizing a level-based hierarchy. A first level set and a second level set are identified from a first data set and a second data set in a first domain and a second domain, respectively. A first relationship type to be used between the first level set and the second level set is received. A first hierarchy is formalized, including at least the first level set and the second level set joined in a hierarchical relationship according to the first relationship type. | 07-09-2015 |
20150193531 | MODELING AND VISUALIZING LEVEL-BASED HIERARCHIES - Flexibly modeling and visualizing a level-based hierarchy. A first level set and a second level set are identified from a first data set and a second data set in a first domain and a second domain, respectively. A first relationship type to be used between the first level set and the second level set is received. A first hierarchy is formalized, including at least the first level set and the second level set joined in a hierarchical relationship according to the first relationship type. | 07-09-2015 |
Tamilkumaran Palaniappan, Karur(dt) IN
Patent application number | Description | Published |
---|---|---|
20120151533 | MULTI-SERVICE STORE - A method may include obtaining customer information regarding the user and marketing rules regarding a plurality of store offerings. A number of store offerings from the plurality of store offerings may be identified based on the customer information and the marketing rules. One or more of the identified store offerings may be provided to the user. A user request to purchase a selected one of the provided store offerings may be received. The content or services associated with the selected store offering may be provisioned based on the user request. | 06-14-2012 |
Umayal Palaniappan, Derby GB
Patent application number | Description | Published |
---|---|---|
20140358628 | METHOD AND APPARATUS FOR EVALUATING INTERRELATIONSHIPS AMONG BUSINESS DRIVERS - An apparatus configured to evaluate influence interrelationships among a plurality of business drivers generates an interrelationship matrix that quantifies the influence interrelationships among the plurality of business drivers, ranks the quantified influence interrelationships included in the interrelationship matrix to yield influence rankings, sums the influence rankings, ranks the plurality of business drivers based on the summed influence rankings to yield business driver rankings, and outputs the business driver rankings. | 12-04-2014 |
Vinoth Palaniappan, Chennai IN
Patent application number | Description | Published |
---|---|---|
20130016601 | APPARATUS AND METHOD FOR MAINTAINING A CIRCUIT-SWITCHED VOICE CALL IN A MULTI-RAB WIRELESS COMMUNICATION SYSTEM IN AN AREA OF WEAK COVERAGE - An apparatus and a method are provided for improving user experience in a multi-radio access bearer (multi-RAB) wireless communication system. After a user equipment establishes a circuit-switched communication link and a packet-switched communication link with a core network, it may receive an indication of an error associated with the packet-switched communication link. Here, if the value of a timer such as the RAB re-establishment timer T314 has a predetermined value (e.g., 0), the user equipment may release the packet-switched communication link, and maintain the circuit-switched communication link. The packet-switched communication link may then be re-established. In this fashion, errors that may occur on the data call need not interrupt a voice call. | 01-17-2013 |