Ou, Hsinchu
Chia-Hao Ou, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090077576 | Apparatus For Clamping Large And Small Disks - An apparatus for clamping both large and small disks is provided, including a disk tray inside a base, an upper case and two clamping mechanisms above the disk tray and the base. Each clamping mechanism includes a slider and a gripper structure. The gripper structure further includes a first gripper, a second gripper, and a resilient element located between the first and the second grippers. The second gripper includes a first belt-ring and a second belt-ring. When the disk is loaded, under the force of the resilient element, the first belt-ring and the second belt-ring hold the disk onto the disk tray firmly. When the first gripper moves to a specific position of the groove on the upper case, the first gripper causes the second gripper to rotate so that the resilient element stops to exert the force. Hence, the first belt-ring and the second belt-ring rotate upwards so as to complete the loading process. On the other hand, to reject a disk, the resilient element re-exerts force on the first gripper to cause the first belt-ring and the second belt-ring rotate downwards to hold the disk until the disk is completely rejected to complete the rejecting process. | 03-19-2009 |
Chiung-Ting Ou, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100039141 | Envelope Detector for High Speed Applications - An envelope detecting circuit is provided. The envelope detecting circuit comprises a source degeneration circuit that amplifies an input differential signal, a differential gain stage that supplies a voltage proportional to the amplified signal, a potential hold circuit that holds the voltage supplied from the gain stage, a comparator circuit that compares the voltage held by the potential holding circuit with a reference potential to output a detect signal, and envelope level adjustment and selection unit that responds to the detect signal and outputs a control signal to the source degeneration circuit. | 02-18-2010 |
De-Jian Ou, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20150208048 | IMAGE CORRECTION METHOD AND IMAGE PROJECTION APPARATUS USING THE SAME - A method for image correction and image projection apparatus using the same are provided, where the image projection apparatus scans a projection light beam on a projection plane to form an image. The image correction method includes the following steps. A plurality of projection points of the projection light beam on the projection plane are sampled to define a projection coordinate system. An image projection area is defined on the projection coordinate system. The projection light beam is moved to scan on the projection plane and projected to the projection points sequentially. Whether the projection point is located in the image projection area is determined. When the projection point is located in the image projection area, a corrected image information is provided to the projection point. | 07-23-2015 |
Feng-Ming Ou, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090139964 | WIRE-RECEIVING MECHANISM - A wire-receiving mechanism for holding electrical wire used to cut or burn through a metal work piece in wire electrical discharge machines (WEDMs) is disclosed. A passive wheel and an active wheel are disposed side by side with one another in a case body, the active wheel being capable of causing the passive wheel to rotate, wherein one side of the passive wheel has a driving unit defined thereon. The driving unit is disposed to penetrate through one side of the case body, and includes a driving member disposed to one side of the case body, an action member connected to the driving member and a sliding member connected to the action member for pushing the passive wheel, wherein a pretension spring is disposed at one side of the sliding member for controlling the gap between the passive wheel and the active wheel such that the processing wires can be stably held and conveyed. | 06-04-2009 |
I Feng Ou, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130313208 | OUTDOOR UNIT SYSTEM AND HOLDER FOR OUTDOOR UNIT - A holder for an outdoor unit comprises a frame and a supporting part. The frame includes at least one fixing aperture configured for fixing the outdoor unit. The supporting part configured for alignment between the outdoor unit and the frame includes a connecting portion, an intermediate portion, and a terminal portion. The connection portion is attached to the frame. The intermediate portion is configured for supporting the outdoor unit. The terminal portion connects with the intermediate portion. | 11-28-2013 |
Po-Yi Ou, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100301719 | SHOCKPROOF ASSEMBLY FOR FLAT STORAGE DEVICE - A shockproof assembly, preventing a flat storage device from shock damage, includes a housing, a bracket, and at least one first buffer. The housing has a bottom plate and a top plate coupled to each other correspondingly and covering the flat storage device. The bracket has a plurality of side blades extended along an extending direction, and the bracket is coupled the side wall of the flat storage device. A first buffer store space is defined among the side blades and the bottom plate of the housing. The first buffer is disposed in the first buffer store space and has a preset height for keeping a preset interval between the bottom face of the flat storage device and the bottom plate. Shock is absorbed by the first buffer during being transmitted to the flat storage device via the housing when the shockproof assembly is shaken. | 12-02-2010 |
Shih-Hao Ou, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130311529 | ARITHMETIC MODULE, DEVICE AND SYSTEM - An arithmetic module is provided, including a first adder, a first shifter coupled to the first adder, a multiplier coupled to the first shifter for receiving an external coefficient signal, a digit alignment unit coupled to the multiplier, a second adder coupled to the digit alignment unit, and a second shifter coupled to the second adder. The arithmetic module reduces the overall computation time effectively, as compared with a scalar processor, by employing a serial data connection design, and also significantly reduces power consumption of the digital signal processor by requiring fewer input and output ends than those of a multi-issue processor. | 11-21-2013 |
Tien-Fan Ou, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090026460 | VERTICAL NON-VOLATILE MEMORY AND MANUFACTURING METHOD THEREOF - A manufacturing method of a vertical non-volatile memory is provided. A first semiconductor layer, a first barrier, a second semiconductor layer, a second barrier and a third semiconductor layer are formed on a substrate sequentially. The first and the third semiconductor layers have a first conductive state, while the second semiconductor layer has a second conductive state. Several strips of active stacked structures are formed by removing portions of the first, second and third semiconductor layers, and portions of the first and second barrier on the substrate. After forming a storage structure on the substrate, the storage structure is covered with a conductive layer filling spaces among the active stacked structures. A portion of the conductive layer is removed to form word lines across the active stacked structures. | 01-29-2009 |
20090116284 | MEMORY APPARATUS AND METHOD THEREOF FOR OPERATING MEMORY - A memory apparatus, a controller, and a method thereof for programming non-volatile memory cells are provided. The memory apparatus includes a plurality of memory cells, wherein each memory cell shares a source/drain region with a neighboring memory cell. The method utilizes a compensation electron flow applied into a source/drain region between two memory cells to provide enough electron flow to program one of the two memory cells, even under the circumstances that the other memory cell has a greater threshold voltage, such that the dispersion of the programming speed of the memory cells is reduced. | 05-07-2009 |
20100176437 | MEMORY ARRAY AND METHOD FOR MANUFACTURING AND OPERATING THE SAME - The invention provides a memory array. The memory array comprises a substrate, a plurality of word lines, a charge trapping structure, a plurality of trench channels and a plurality of bit lines. The word lines are located over the substrate and the word lines are parallel to each other. The charge trapping structure covers a surface of each of the word lines. The trench channels are located over the substrate and the word lines and the trench channels are alternatively arranged and each trench channel is separated from the adjacent word lines by the charge trapping structure. The bit lines are located over the word lines and each bit line is across over each of the word lines and each trench channel is electrically coupled to the bit lines. | 07-15-2010 |
20110079840 | MEMORY CELL AND MANUFACTURING METHOD THEREOF AND MEMORY STRUCTURE - A memory cell is provided. The memory cell includes a substrate, an isolation layer, a gate, a charge storage structure, a first source/drain region, a second source/drain region and a channel layer. The isolation layer is disposed over the substrate. The gate is disposed over the isolation layer. The charge storage structure is disposed over the isolation layer and the gate. The first source/drain region is disposed over the charge storage structure at two sides of the gate. The second source/drain region is disposed over the charge storage structure at top of the gate. The channel layer is disposed over the charge storage structure at sidewall of the gate and is electrically connected with the first source/drain region and the second source/drain region. | 04-07-2011 |