Oktem
Berk Oktem, Columbia, MD US
Patent application number | Description | Published |
---|---|---|
20110224104 | METHOD AND SYSTEM FOR INDENTIFICATION OF MICROORGANISMS - A method and system for identification of microorganisms in a sample. The method includes processing the sample to produce at least one group of biomarker molecules from at least one microorganism in the sample, tandem mass-analyzing biomarker fragment ions from the at least one group of biomarker molecules to obtain a sample biomarker tandem mass spectrum of the biomarker, and identifying the microorganism in the sample based on a comparison of the sample biomarker tandem mass spectrum to an experimentally-derived reference tandem mass spectrum (stored in the reference library) from a known microorganism. The system includes a sample processing unit configured to process the sample and produce at least one group of biomarker molecules from at least one microorganism in the sample. The system includes a mass-analyzer for tandem mass analysis biomarker fragment ions. The system includes a processor configured to identify the microorganism in the sample based on a comparison of a sample biomarker tandem mass spectrum to an experimentally-derived reference tandem mass spectrum from a known microorganism. | 09-15-2011 |
Levent Oktem, Cayyolu TR
Patent application number | Description | Published |
---|---|---|
20100131912 | RETIMING OF MULTIRATE SYSTEM - Methods and apparatuses for retiming of multirate system for clock period minimization with a polynomial time without sub-optimality. In an embodiment, a normalized factor vector for the nodes of multirate graph is introduced, allowing the formulation of the multirate graph retiming constraints to a form similar to a single rate graph. In an aspect, the retiming constraints are formulated to allowed the usage of linear programming methodology instead of integer linear programming, thus significantly reducing the complexity of the solving algorithm. The present methodology also uses multirate constraints, avoiding unfolding to single rate equivalent, thus avoiding graph size increase. In a preferred embodiment, the parameters of the multirate system are normalized to the normalized factor vector, providing efficient algorithm in term of computational time and memory usage, without any sub-optimality. | 05-27-2010 |
20120005642 | Retiming of Multirate System - Methods and apparatuses for retiming of multirate system for clock period minimization with a polynomial time without sub-optimality. In an embodiment, a normalized factor vector for the nodes of multirate graph is introduced, allowing the formulation of the multirate graph retiming constraints to a form similar to a single rate graph. In an aspect, the retiming constraints are formulated to allowed the usage of linear programming methodology instead of integer linear programming, thus significantly reducing the complexity of the solving algorithm. The present methodology also uses multirate constraints, avoiding unfolding to single rate equivalent, thus avoiding graph size increase. In a preferred embodiment, the parameters of the multirate system are normalized to the normalized factor vector, providing efficient algorithm in term of computational time and memory usage, without any sub-optimality. | 01-05-2012 |
Levent Oktem, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20090293032 | METHOD AND APPARATUS FOR CIRCUIT DESIGN AND RETIMING - Methods and apparatuses to hierarchically retime a circuit. In at least one embodiment of the present invention. a module of a circuit is designed with a plurality of different latencies to have a plurality of different minimum clock periods (e.g., through retiming at the module level). In one example, the minimum clock periods are determined from detailed timing analyses after the placement and routing for the module; and, in retiming the circuit that contains the module, a data flow graph representation of the module is constructed based on the target clock period of the circuit and the correlation between the latencies and the minimum clock periods. In at least one embodiment of the present invention, hierarchical retiming is performed in which portions of the circuit is retimed to generate results (e.g., for different latencies), which are selectively used for the retiming of the entire circuit based on the target clock period. | 11-26-2009 |
20100058278 | METHOD AND APPARATUS FOR AUTOMATED SYNTHESIS OF MULTI-CHANNEL CIRCUITS - Methods and apparatuses to automatically generate time multiplexed multi-channel circuits from single-channel circuits. At least one embodiment of the present invention automatically and efficiently synthesize multi-channel hardware for time-multiplexed resource sharing by automatically generating a time multiplexed design of multi-channel circuits from the design of a single-channel circuit. Channel specific elements of the single-channel design (e.g., registers and memories) are replaced with corresponding elements of N-times more capacity for pipelining the signal processing for multiple channels. | 03-04-2010 |
20130239081 | Circuit Design and Retiming - A method and apparatus to design a circuit is described. In on embodiment, the method comprises selecting a target clock for a design of the circuit, and determining a plurality of latencies for a portion of the circuit. The method further comprises determining a representation of a data flow graph for the portion of the circuit, the data flow graph having a first node connected with a second node by a number of extra delays determined based on the target clock and the plurality of latencies, the first node and second node representing paths that start from and end in registers in the portion of the circuit, the first node connecting to a node between a first input of the portion of the circuit and an input of a register of the portion of the circuit. The method continues to retime the design for the circuit to operate at the target clock based on the representation of the data flow graph, wherein at least one of the selecting, determining, and retiming is performed by a processor. | 09-12-2013 |
Levent Oktem, Cayyolu Ankara TR
Patent application number | Description | Published |
---|---|---|
20130047128 | Method and Apparatus for Using Entropy in An Colony Optimization Circuit Design from High Level Synthesis - A method for designing an integrated circuit is described. The method comprises converting behavioral descriptions of the integrated circuit to register transfer level (RTL) descriptions. The method comprises at least one of the behavioral descriptions including frame synthesis with an input frame and a corresponding output frame. In one embodiment, the method further comprises providing at least two solutions for performing partial and complete operations for simulations as hardware component combinations, associating each solution with a cost, and selecting the solution with the lowest cost as the hardware component combination for a final design of the integrated circuit. | 02-21-2013 |
Levent Oktem, Ankara TR
Patent application number | Description | Published |
---|---|---|
20100287522 | Method and Apparatus for Automated Synthesis of Multi-Channel Circuits - Methods and apparatuses to time-share resources having internal states are described. A first design of a system having a plurality of instances of a logical block to perform logical operations is received. The instances may have internal states. The system is automatically transformed to generate a second design having a fewer quantity of time-shared instances of the logical block. The plurality of the instances in the first design is replaced with the fewer time-shared instances in the second design. The time-shared instances in the second design have elements to time multiplex the internal states. | 11-11-2010 |
20120084742 | METHOD AND APPARATUS FOR USING ENTROPY IN ANT COLONY OPTIMIZATION CIRCUIT DESIGN FROM HIGH LEVEL SYNTHESIS - A method and apparatus for using entropy in ant colony optimization circuit design from high level synthesis is described. In one example, an operation to be performed by a circuit is selected. A plurality of hardware components for performing the operation are represented with a data flow graph having edges and nodes. A plurality of solutions for performing the operation are simulated as hardware component combinations represented as paths on the data flow graph. For each solution the cost including a number of edges and nodes traversed on the data flow graph and a supplemental sub-integer cost is determined and a solution is selected with the lowest cost as a hardware component combination for a circuit. | 04-05-2012 |
Tulin Oktem, St. Catherines CA
Patent application number | Description | Published |
---|---|---|
20140065907 | Ballistic Composite Materials, Ballistic Fabrics, and Methods of Making - A method of making a composite ballistic fabric of the present invention includes weaving a first ballistic woven layer having a first weave pattern and a second ballistic woven layer having a second weave pattern to form the composite ballistic fabric. The second weave pattern can have a different weave pattern than the first weave pattern. The present invention may also be embodied as a composite ballistic fabric including a first ballistic woven layer having a first weave pattern woven to a second ballistic woven layer having a second weave pattern. The second weave pattern can have a different weave pattern than the first weave pattern. | 03-06-2014 |
Tulin Oktem, Toronto CA
Patent application number | Description | Published |
---|---|---|
20130111640 | Ballistic Composite Materials and Methods of Making - A composite material of the present invention is comprised of a textile layer of woven fabric and a first elastomer layer disposed on a first side of the textile layer. The textile layer may comprise a compound fabric such as a double-layer fabric. The double-layer fabric may have a first layer woven as a plain weave and a second layer woven as a crowfoot weave (3/1 twill weave). The composite material may further comprise a second elastomer layer disposed on the second side of the textile layer. The present invention may be embodied as a method of manufacturing a composite material comprising the steps of coating a compound fabric with an elastomer material and allowing the elastomer material of the coating to cure. | 05-09-2013 |
Ulku G. Oktem, Philadelphia, PA US
Patent application number | Description | Published |
---|---|---|
20130063264 | DYNAMIC PREDICTION OF RISK LEVELS FOR MANUFACTURING OPERATIONS THROUGH LEADING RISK INDICATORS - Provided are methodologies to properly assess and manage operational risks at operations sites, e.g., a manufacturing, production or processing facility, such as a refinery, chemical plant, fluid-catalytic-cracking units, or nuclear energy plant, or a biological or waste management facility, airport or even financial institutions, or at any facility in which operations are often accompanied by risk associated with many high-probability, low-consequence events, often resulting in near-misses. In some operations, processes are monitored by alarms, but the invention operates on either process data or alarm data. The methods are based upon measurement of one or more variables, and/or utilization and management of the concept of “hidden process near-miss(es)” to identify a change or escalation, if any, in probability of occurrence of an adverse incident. The methodologies combine a plurality of subsets (also useful independently) of dynamically calculated leading risk indicators for dynamic risk management. | 03-14-2013 |
20150061860 | Dynamic Prediction of Risk Levels for Manufacturing Operations through Leading Risk Indicators: Alarm-based Intelligence and Insights - Provided are methodologies to properly assess and manage operational risks at operations sites, e.g., a manufacturing, production or processing facility, such as a refinery, chemical plant, fluid-catalytic-cracking units, or nuclear energy plant, or a biological or waste management facility, airport or even financial institutions, or at any facility in which operations are often accompanied by risk associated with many high-probability, low-consequence events, often resulting in near-misses. In some operations, processes are monitored by alarms, but the invention operates on either process data or alarm data. The methods are based upon measurement of one or more variables, and/or utilization and management of the concept of “hidden process near-miss(es)” to identify a change or escalation, if any, in probability of occurrence of an adverse incident. The methodologies combine a plurality of subsets (also useful independently) of dynamically calculated leading risk indicators for dynamic risk management. | 03-05-2015 |