Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Min-Wook
Min-Wook Ahn, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20120096247 | RECONFIGURABLE PROCESSOR AND METHOD FOR PROCESSING LOOP HAVING MEMORY DEPENDENCY - Provided are a reconfigurable processor, which is capable of reducing the probability of an incorrect computation by analyzing the dependence between memory access instructions and allocating the memory access instructions between a plurality of processing elements (PEs) based on the results of the analysis, and a method of controlling the reconfigurable processor. The reconfigurable processor extracts an execution trace from simulation results, and analyzes the memory dependence between instructions included in different iterations based on parts of the execution trace of memory access instructions. | 04-19-2012 |
Min-Wook Hwang, Suwon-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20100181672 | METHOD OF FABRICATING SEMICONDUCTOR DEVICE FOR REDUCING PARASITIC CAPACITANCE BETWEEN BIT LINES AND SEMICONDUCTOR DEVICE FABRICATED THEREBY - In a method of fabricating a semiconductor device capable of reducing parasitic capacitance between bit lines and a semiconductor device fabricated by the method, the semiconductor device includes a semiconductor substrate having buried contact landing pads and direct contact landing pads. A lower interlayer insulating layer is disposed on the semiconductor substrate. A plurality of parallel bit line patterns are disposed on the lower interlayer insulating layer to fill the direct contact holes. A passivation layer that conformally covers the lower interlayer insulating layer and the bit line patterns is formed. An upper interlayer insulating layer for covering the semiconductor substrate having the passivation layer is formed. Buried contact plugs are disposed in the upper interlayer insulating layer between the bit line patterns and extended to contact the respective buried contact landing pads through the passivation layer and the lower interlayer insulating layer. Voids are formed in the upper interlayer insulating layer between the bit line patterns and between the buried contact plugs. | 07-22-2010 |
Min-Wook Jeong, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20100286094 | NOVEL COMPOUNDS OF REVERSE TURN MIMETICS AND THE USE THEREOF - Conformationally constrained compounds that are novel and mimic the secondary structure of reverse-turn regions of biologically active peptides and proteins and having bicyclic framework are disclosed, as well as their prodrugs. Such reverse-turn mimetic structures and pro-drugs have utility over a wide range of fields, including use as diagnostic and therapeutic agents. The invention also relates to a use of such compounds for the preparation of a medicament for treating or preventing cancer including an acute myeloid leukemia. | 11-11-2010 |
Min-Wook Jeong, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20100267672 | NOVEL COMPOUNDS OF REVERSE-TURN MIMETICS, METHOD FOR MANUFACTURING THE SAME AND USE THEREOF - Disclosed are novel reverse turn mimetics based on the framework of pyrazino-triazinone, and the use thereof in the treatment of cancers, particularly, acute myeloid leukemia. A method is also provided for manufacturing the reverse turn mimetics on a mass scale. | 10-21-2010 |
Min-Wook Park, Cheonan-Si, KR
| Patent application number | Description | Published |
|---|---|---|
| 20100038650 | DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME - A display device includes first and second substrates, and first and second alignment keys. The first and second substrates have first and second display regions and first and second peripheral regions, respectively. The first alignment key is disposed in the first peripheral region of the first substrate. The first alignment key includes a first pattern and a second pattern. The second alignment key is disposed in the second peripheral region of the second substrate such that the second alignment key faces the first alignment key. As a result, first alignment key may be formed through a procedure of forming the pixel electrode. Therefore, there exists no deviation between the first alignment key and the pixel electrode and the first alignment key may be easily detected because of the first pattern that is opaque, so that misalignment is prevented. | 02-18-2010 |
Min-Wook Park, Seongnam-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20080297539 | LIQUID CRYSTAL DISPLAY AND METHOD OF DRIVING THE SAME - A liquid crystal display which can selectively display an image having a high visibility or an image having a high luminance. The liquid crystal display includes a panel unit having a plurality of gate lines, a plurality of data lines, and a plurality of pixels, each pixel being coupled to a gate line and a data line and having a plurality of sub-pixels, a data-drive unit providing data signals to the data lines, and a gate-drive unit providing gate signals to the gate lines in a first order or in a second order. When the gate-drive unit provides the gate signals in the first order, the sub-pixels of a respective pixel are charged with different pixel voltages, and when the gate-drive unit provides the gate signals in the second order, the sub-pixels of the respective pixel are charged with substantially the same pixel voltage. | 12-04-2008 |