Michael Meyer-Pundsack
Michael Meyer-Pundsack, Pfaffenhofen An Der Glonn Ot Egenburg DE
Patent application number | Description | Published |
---|---|---|
20110115804 | Methods and Apparatus for Image Processing at Pixel Rate - Embodiments of the present invention provide for improved timing control in 2-D image processing to maintain a constant rate of memory fetches and pixel outputs even when the processing operations transition to a new line or frame of pixels. A one-to-one relationship between incoming pixel rate and outgoing pixel rate is maintained without additional clock cycles or memory bandwidth as an improved timing control according to the present invention takes advantage of idle memory bandwidth by pre-fetching a new column of pixel data in a first pixel block of a next line or frame while a new column of an edge pixel block on a current line is duplicated or zeroed out. As the edge pixel block(s) on the current line are processed, the data in the first pixel block of the next line or frame become ready for computation without extra clock cycles or extra memory bandwidth. | 05-19-2011 |
Michael Meyer-Pundsack, Egenburg DE
Patent application number | Description | Published |
---|---|---|
20120176389 | METHODS AND APPARATUS FOR IMAGE PROCESSING AT PIXEL RATE - Embodiments of the present invention provide for improved timing control in 2-D image processing to maintain a constant rate of memory fetches and pixel outputs even when the processing operations transition to a new line or frame of pixels. A one-to-one relationship between incoming pixel rate and outgoing pixel rate is maintained without additional clock cycles or memory bandwidth as an improved timing control according to the present invention takes advantage of idle memory bandwidth by pre-fetching a new column of pixel data in a first pixel block of a next line or frame while a new column of an edge pixel block on a current line is duplicated or zeroed out. As the edge pixel block(s) on the current line are processed, the data in the first pixel block of the next line or frame become ready for computation without extra clock cycles or extra memory bandwidth. | 07-12-2012 |
20130100146 | DYNAMICALLY RECONFIGURABLE PIPELINED PRE-PROCESSOR - A pipelined video pre-processor includes a plurality of configurable image-processing modules. The modules may be configured using direct processor control, DMA access, or both. A block-control list, accessible via DMA, facilitates configuration of the modules in a manner similar to direct processor control. Parameters in the modules may be updated on a frame-by-frame basis. | 04-25-2013 |
20130100147 | FRAME-BY-FRAME CONTROL OF A DYNAMICALLY RECONFIGURABLE PIPELINED PRE-PROCESSOR - A pipelined video pre-processor includes a plurality of configurable image-processing modules. The modules may be configured using direct processor control, DMA access, or both. A block-control list, accessible via DMA, facilitates configuration of the modules in a manner similar to direct processor control. Parameters in the modules may be updated on a frame-by-frame basis. | 04-25-2013 |
20130101053 | DUAL CONTROL OF A DYNAMICALLY RECONFIGURABLE PIPELINED PRE-PROCESSOR - A pipelined video pre-processor includes a plurality of configurable image-processing modules. The modules may be configured using direct processor control, DMA access, or both. A block-control list, accessible via DMA, facilitates configuration of the modules in a manner similar to direct processor control. Parameters in the modules may be updated on a frame-by-frame basis. | 04-25-2013 |
20130106871 | DMA CONTROL OF A DYNAMICALLY RECONFIGURABLE PIPELINED PRE-PROCESSOR | 05-02-2013 |
Michael Meyer-Pundsack, Engenburg DE
Patent application number | Description | Published |
---|---|---|
20130249923 | METHODS AND APPARATUS FOR IMAGE PROCESSING AT PIXEL RATE - Embodiments of the present invention provide for improved timing control in 2-D image processing to maintain a constant rate of memory fetches and pixel outputs even when the processing operations transition to a new line or frame of pixels. A one-to-one relationship between incoming pixel rate and outgoing pixel rate is maintained without additional clock cycles or memory bandwidth as an improved timing control according to the present invention takes advantage of idle memory bandwidth by pre-fetching a new column of pixel data in a first pixel block of a next line or frame while a new column of an edge pixel block on a current line is duplicated or zeroed out. As the edge pixel block(s) on the current line are processed, the data in the first pixel block of the next line or frame become ready for computation without extra clock cycles or extra memory bandwidth. | 09-26-2013 |
20130342551 | METHODS AND APPARATUS FOR IMAGE PROCESSING AT PIXEL RATE - Embodiments of the present invention provide for improved timing control in 2-D image processing to maintain a constant rate of fetches and pixel outputs even when the processing operations transition to a new line or frame of pixels. A one-to-one relationship between incoming pixel rate and outgoing pixel rate is maintained without additional clock cycles or memory bandwidth as an improved timing control according to the present invention takes advantage of idle memory bandwidth by pre-fetching a new column of pixel data in a first pixel block of a next line or frame while a new column of an edge pixel block on a current line is duplicated or zeroed out. As the edge pixel block(s) on the current line are processed, the data in the first pixel block of the next line or frame become ready for computation without extra clock cycles or extra memory bandwidth. | 12-26-2013 |