Patent application number | Description | Published |
20110202805 | Pulse Dynamic Logic Gates With Mux-D Scan Functionality - A scannable pulse dynamic logic gate may include an evaluation network that evaluates dynamic inputs in response to assertion of an evaluate pulse. The evaluate pulse may be generated from a clock signal such that it is shorter in duration than the clock signal. During a normal mode of operation, when the evaluate pulse is asserted, the evaluation network may discharge a dynamic node depending on the state of the dynamic inputs. The resultant state of the dynamic node may be stored within an output storage element. When the evaluate pulse is deasserted, the dynamic node may be precharged. During a scan mode of operation, the dynamic node may remain precharged. Scan data may be transferred to the output storage element under the control of scan-related control signals. | 08-18-2011 |
20110202810 | PULSE DYNAMIC LOGIC GATES WITH LSSD SCAN FUNCTIONALITY - A scannable pulse dynamic logic gate may include an evaluation network that evaluates dynamic inputs in response to assertion of an evaluate pulse. The evaluate pulse may be generated from a clock signal such that it is shorter in duration than the clock signal. During a normal mode of operation, when the evaluate pulse is asserted, the evaluation network may discharge a dynamic node depending on the state of the dynamic inputs. The dynamic node may then drive output device(s). When the evaluate pulse is deasserted, the dynamic node may be precharged. The gate may also include scan input devices, which, during a scan mode of operation, may load scan input data onto the output node in response to assertion of a scan master clock. A storage element of the gate may receive and capture a value of the output node in response to assertion of a slave scan clock. | 08-18-2011 |
20130093485 | REDUCED VOLTAGE SWING CLOCK DISTRIBUTION - A system and method for reducing power consumption within clock distribution on a semiconductor chip. A 4-phase clock generator within a clock distribution network provides 4 non-overlapping clock signals dependent upon a received input clock. A reduced voltage swing clock generator receives the non-overlapping clock signals and charges and discharges a second set of clock lines in a manner sequenced by the non-overlapping clock signals. The sequencing prevents a voltage range from reaching a magnitude equal to a power supply voltage for each of the second set of clock lines. In one embodiment, the magnitude reaches half of the power supply voltage. The reduced voltage swing latch receives the second set of clock lines. The reduced voltage swing latch updates and maintains logical state based at least upon the received second set of clock lines. | 04-18-2013 |
20130141073 | CHARGE RECYCLING A 1 OF N NDL GATE WITH A TIME VARYING POWER SUPPLY - This disclosure describes a time varying power supply that may include a resonator circuit comprising an inductor having first and second terminals, a first capacitor coupled to the first terminal, and a second capacitor coupled to the second terminal, where the first capacitor produces a first time varying power supply output and wherein the second capacitor produces a second time varying power supply output. The time varying power supply may further include an exciter circuit comprising a first PFET and a first NFET coupled to the first terminal and a second PFET and a second NFET coupled to the second terminal. The first and second PFETs and the first and second NFETs may be coupled to a corresponding one of four non-overlapping clock phases. | 06-06-2013 |
20130223158 | MEMORY WITH BIT LINE CAPACITIVE LOADING - Embodiments of a memory are disclosed that may allow for the detection of weak data storage cells. The memory may include data storage cells, a column multiplexer, a sense amplifier, and a load circuit. The load circuit may include one or more capacitive loads and may be operable to controllably select one or more of the capacitive loads to couple to the input of the sense amplifier. | 08-29-2013 |
20130223159 | MEMORY WITH VARIABLE STRENGTH SENSE AMPLIFIER - Embodiments of a memory are disclosed that may reduce the likelihood of a misread while reading a weak data storage cell. The memory column may include a number of data storage cells, a column multiplexer, and a sense amplifier. The sense amplifier may have two or more gain elements which can be individually selected to adjust the gain level of the sense amplifier. | 08-29-2013 |
20130229877 | MEMORY WITH BIT LINE CURRENT INJECTION - Embodiments of a memory are disclosed that may allow for the detection of weak data storage cells or may allow operation of data storage cells under conditions that may represent the effects of transistor ageing. The memory may include data storage cells, a column multiplexer, a sense amplifier, and a current injector. The current injector may be configured to generate multiple current levels and may be operable to controllably select one of the current levels to either source current to or sink current from the input of the sense amplifier. | 09-05-2013 |
20130258790 | MEMORY WITH REDUNDANT SENSE AMPLIFIER - Embodiments of a memory are disclosed that may reduce the likelihood of a miss-read while reading a weak data storage cell. The memory may include a number of data storage cells, a column multiplexer, a first sense amplifier and a second sense amplifier, and an output circuit. The gain level of the first sense amplifier may be higher than the gain level of the second sense amplifier. The output circuit may include a multiplexer and the multiplexer may be operable to controllably select one of the outputs of the first and second sense amplifiers and pass the value of the selected sense amplifier. The output circuit may include a node that couples the outputs of the first and second sense amplifiers and the outputs of the first and second sense amplifiers may be able to be set to a high impedance state. | 10-03-2013 |
20130265836 | WEAK BIT DETECTION IN A MEMORY THROUGH VARIABLE DEVELOPMENT TIME - Embodiments of a memory are disclosed that may allow for the detection and compensation of weak data storage cells. The memory may include data storage cells, a selection circuit, a sense amplifier, and a timing and control block. The timing and control block may be operable to controllably select differing time periods between the activation of the selection circuit and the activation of the sense amplifier. | 10-10-2013 |
20140032201 | METHOD FOR OPTIMIZING SENSE AMPLIFIER TIMING - Embodiments of a method are disclosed that may allow for the optimization of a memory circuit design parameter. The method may include the statistical simulation of one or more operational parameters of the memory circuit. Probabilities of the operational parameters achieving pre-defined probability goals may be used to optimize the memory circuit design parameter. | 01-30-2014 |