Mehrotra, CA
Manu Mehrotra, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20160103738 | METHODS AND SYSTEMS FOR CONCURRENTLY TAKING SNAPSHOTS OF A PLURALITY OF VIRTUAL MACHINES - Techniques are described herein which minimize the impact of virtual machine snapshots on the performance of virtual machines and hypervisors. In the context of a volume snapshot which may involve (i) taking virtual machine snapshots of all virtual machines associated with the volume, (ii) taking the volume snapshot, and (iii) removing all the virtual machine snapshots, multiple virtual machine snapshots may be created in parallel. In the process of creating virtual machine snapshots, a storage system may determine which snapshots to create in parallel. The storage system may also prioritize snapshots from certain hypervisors in order to avoid the problem of “starvation”, in which busy hypervisors prevent less busy hypervisors from creating snapshots. The techniques described herein, while mainly described in the context of snapshot creation, are readily applied to snapshot removal. | 04-14-2016 |
Mukund Mehrotra, Winnipeg, CA US
Patent application number | Description | Published |
---|---|---|
20130137673 | INHIBITORS OF JAK - The present invention is directed to compounds of formula I and tautomers and pharmaceutically acceptable salts thereof which are selective inhibitors of JAK. The present invention is also directed to intermediates used in making such compounds, the preparation of such a compound, pharmaceutical compositions containing such a compound, methods of inhibition JAK activity, and methods to prevent or treat a number of conditions mediated at least in part by JAK activity. | 05-30-2013 |
Mukund Mehrotra, South San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20090298823 | Inhibitors of protein kinases - The present invention is directed to compounds of formula I-II and pharmaceutically acceptable salts, esters, and prodrugs thereof which are inhibitors of syk and/or JAK kinase. The present invention is also directed to intermediates used in making such compounds, the preparation of such a compound, pharmaceutical compositions containing such a compound, methods of inhibition syk and/or JAK kinase activity, methods of inhibition the platelet aggregation, and methods to prevent or treat a number of conditions mediated at least in part by syk and/or JAK kinase activity, such as undesired thrombosis and Non Hodgkin's Lymphoma. | 12-03-2009 |
20110005947 | INHIBITORS OF JAK - The present invention is directed to compounds of formula I and tautomers and pharmaceutically acceptable salts thereof which are selective inhibitors of JAK. The present invention is also directed to intermediates used in making such compounds, the preparation of such a compound, pharmaceutical compositions containing such a compound, methods of inhibition JAK activity, and methods to prevent or treat a number of conditions mediated at least in part by JAK activity. | 01-13-2011 |
20120088736 | [4-(6-HALO-7-Substituted-2,4-DIOXO-1,4-DIHYDRO-2H-QUINAZOLIN-3-YL)-PHENYL]- -5-CHLORO-THIOPHEN-2-YL-SULFONYLUREAS and Forms and Methods Related Thereto - The present invention provides novel sulfonylurea compounds of formula (I) and pharmaceutically acceptable derivatives and polymorph and amorphous forms thereof. The compounds in their various forms are effective platelet ADP receptor inhibitors and may be used in various pharmaceutical compositions, and are particularly effective for the prevention and/or treatment of cardiovascular diseases, particularly those diseases related to thrombosis. The invention also provides a method for preparing such compounds and forms and for preventing or treating thrombosis and thrombosis related conditions in a mammal comprising the step of administering a therapeutically effective amount of a compound of formula (I) or a pharmaceutically acceptable salt or forms thereof. | 04-12-2012 |
20120101275 | INHIBITORS OF SYK AND JAK PROTEIN KINASES - The present invention is directed to compounds of formula I-V and tautomers thereof or pharmaceutically acceptable salts, esters, and prodrugs thereof which are inhibitors of syk kinase. The present invention is also directed to intermediates used in making such compounds, the preparation of such a compound, pharmaceutical compositions containing such a compound, methods of inhibition syk kinase activity, methods of inhibition the platelet aggregation, and methods to prevent or treat a number of conditions mediated at least in part by syk kinase activity, such as undesired thrombosis and Non Hodgkin's Lymphoma. | 04-26-2012 |
20120108566 | NICOTINAMIDES AS JAK KINASE MODULATORS - The present invention is directed to compounds of formula I and pharmaceutically acceptable salts, esters, and prodrugs thereof which are inhibitors of JAK kinase. The present invention is also directed to intermediates used in making such compounds, the preparation of such a compound, pharmaceutical compositions containing such a compound, methods of inhibition JAK kinase activity, methods of inhibition the platelet aggregation, and methods to prevent or treat a number of conditions mediated at least in part by JAK kinase activity, such as undesired thrombosis and Non Hodgkin's Lymphoma. | 05-03-2012 |
20120129867 | INHIBITORS OF PROTEIN KINASES - The present invention is directed to compounds of formula I-II and pharmaceutically acceptable tautomers, salts, or stereoisomers thereof which are inhibitors of syk and/or JAK kinase. The present invention is also directed to intermediates used in making such compounds, the preparation of such a compound, pharmaceutical compositions containing such a compound, methods of inhibition syk and/or JAK kinase activity, methods of inhibition the platelet aggregation, and methods to prevent or treat a number of conditions mediated at least in part by syk and/or JAK kinase activity, such as undesired thrombosis and Non Hodgkin's Lymphoma. | 05-24-2012 |
20120130073 | INHIBITORS OF SYK AND JAK PROTEIN KINASES - The present invention is directed to compounds of formula I-V and tautomers thereof or pharmaceutically acceptable salts, esters, and prodrugs thereof which are inhibitors of syk kinase. The present invention is also directed to intermediates used in making such compounds, the preparation of such a compound, pharmaceutical compositions containing such a compound, methods of inhibition syk kinase activity, methods of inhibition the platelet aggregation, and methods to prevent or treat a number of conditions mediated at least in part by syk kinase activity, such as undesired thrombosis and Non Hodgkin's Lymphoma. | 05-24-2012 |
20150094298 | INHIBITORS OF PROTEIN KINASES - The present invention is directed to compounds of formula I-II and pharmaceutically acceptable tautomers, salts, or stereoisomers thereof which are inhibitors of syk and/or JAK kinase. The present invention is also directed to intermediates used in making such compounds, the preparation of such a compound, pharmaceutical compositions containing such a compound, methods of inhibition syk and/or JAK kinase activity, methods of inhibition the platelet aggregation, and methods to prevent or treat a number of conditions mediated at least in part by syk and/or JAK kinase activity, such as undesired thrombosis and Non Hodgkin's Lymphoma. | 04-02-2015 |
20150297595 | INHIBITORS OF SYK AND JAK PROTEIN KINASES - The present invention is directed to compounds of formula I-V and tautomers thereof or pharmaceutically acceptable salts, esters, and prodrugs thereof which are inhibitors of syk kinase. The present invention is also directed to intermediates used in making such compounds, the preparation of such a compound, pharmaceutical compositions containing such a compound, methods of inhibition syk kinase activity, methods of inhibition the platelet aggregation, and methods to prevent or treat a number of conditions mediated at least in part by syk kinase activity, such as undesired thrombosis and Non Hodgkin's Lymphoma. | 10-22-2015 |
20150353495 | NICOTINAMIDES AS JAK KINASE MODULATORS - The present invention is directed to compounds of formula I and pharmaceutically acceptable salts, esters, and prodrugs thereof which are inhibitors of JAK kinase. The present invention is also directed to intermediates used in making such compounds, the preparation of such a compound, pharmaceutical compositions containing such a compound, methods of inhibition JAK kinase activity, methods of inhibition the platelet aggregation, and methods to prevent or treat a number of conditions mediated at least in part by JAK kinase activity, such as undesired thrombosis and Non Hodgkin's Lymphoma. | 12-10-2015 |
Praveen Mehrotra, Fresno, CA US
Patent application number | Description | Published |
---|---|---|
20080239075 | METHOD AND APPARATUS FOR IMPROVING VIDEO PERFORMANCE IN A WIRELESS SURVEILLANCE SYSTEM - A method of improving video performance in video surveillance system having a wireless encoder connected to a video surveillance network by a wireless access point device comprises the steps of allocating channel bandwidth to the wireless encoder from the wireless access point device, transmitting packets of video data from the wireless encoder to the wireless access point device, transmitting signals from the wireless access point device to the wireless encoder, monitoring the strength of the signals received by the wireless access point device, the strength of the signals received by the wireless encoder, and the number of lost packets of video data transmitted from the wireless encoder to the wireless access point device, sending a request from the wireless encoder to the wireless access point device to change the bit transmission rate of the wireless encoder if the strength of the signals received by the wireless access point device is less than a first threshold, if the strength of the signals received by the wireless encoder is less than a second threshold, or if the number of lost packets of video data is greater than a third threshold, and changing the bit transfer rate of the wireless encoder if the wireless access point device approves the change. | 10-02-2008 |
Sandeep Mehrotra, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100070935 | Method and Apparatus for Merging EDA Coverage Logs of Coverage Data - An electronic design automation technology merges coverage logs. The coverage logs are generated by verification of a hardware description language circuit design. The coverage logs are merged as the coverage logs are generated, without waiting for all pending coverage logs. | 03-18-2010 |
20100070940 | Method and Apparatus for Merging EDA Coverage Logs of Coverage Data - An electronic design automation technology merges coverage logs. The coverage logs are generated by verification of a hardware description language circuit design. The coverage logs are merged as the coverage logs are generated, without waiting for all pending coverage logs. | 03-18-2010 |
20110283246 | Method and Apparatus for Merging EDA Coverage Logs of Coverage Data - An electronic design automation technology merges coverage logs. The coverage logs are generated by verification of a hardware description language circuit design. The coverage logs are merged as the coverage logs are generated, without waiting for all pending coverage logs. Another electronic design automation technology also merges coverage logs. The merged coverage logs include a first coverage log of a first simulation of a hardware description language circuit design and a second coverage log of a second simulation of the hardware description language circuit design. The first simulation is based on a first hardware verification language coverage model of the hardware description language circuit design. The second simulation is based on a second hardware verification language coverage model of the hardware description language circuit design. The second hardware verification language coverage model is newer and different than the first hardware verification language coverage model. | 11-17-2011 |
Sanjay Mehrotra, Milpitas, CA US
Patent application number | Description | Published |
---|---|---|
20100020616 | Soft Errors Handling in EEPROM Devices - Soft errors occur during normal use of a solid-state memory such as EEPROM or Flash EEPROM. A soft error results from the programmed threshold voltage of a memory cell being drifted from its originally intended level. The error is initially not readily detected during normal read until the cumulative drift becomes so severe that it develops into a hard error. Data could be lost if enough of these hard errors swamps available error correction codes in the memory. A memory device and techniques therefor are capable of detecting these drifts and substantially maintaining the threshold voltage of each memory cell to its intended level throughout the use of the memory device, thereby resisting the development of soft errors into hard errors. | 01-28-2010 |
20100064098 | Device and Method for Controlling Solid-State Memory System - A memory system includes an array of solid state memory devices which are in communication with and under the control of a controller module via a device bus with very few lines. This forms an integrated-circuit mass storage system which is contemplated to replace a mass storage system such as a disk drive memory in a computer system. Command, address and data information are serialized into component strings and multiplexed before being transferred between the controller module and the array of memory devices. The serialized information are is accompanied by a control signal to help sort out the multiplexed components. Each memory device in the array is mounted on a multi-bit mount and assigned an array address by it an array mount. An A memory device is selected by an appropriate address broadcast over the device bus, without requiring the usual dedicated select signal. A reserved array particular mount multi-bit configuration is used to unconditionally select the device mounted thereon. A reserved predefined address broadcast over the device bus deselects all previously selected memory devices. Read performance is enhanced by a read streaming technique in which while a current chunk of data is being serialized and shifted out of the memory subsystem devices to the controller module, the controller module is also setting up the address for the next chunk of data to begin to address the memory system. | 03-11-2010 |
Sharad Mehrotra, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20090063404 | SELECTION OF A SET OF OPTIMAL N-GRAMS FOR INDEXING STRING DATA IN A DBMS SYSTEM UNDER SPACE CONSTRAINTS INTRODUCED BY THE SYSTEM - The present invention provides a computer-readable medium and system for selecting a set of n-grams for indexing string data in a DBMS system. Aspects of the invention include providing a set of candidate in grams, each n-gram comprising a sequence of characters; identifying sample queries having character strings containing the candidate n-grams; and based on the set of candidate n-grams, the sample queries, database records, and an n-gram space constraint, automatically selecting, given the space constraint, a minimal set of an n-grams from the set of candidate n-grams that minimizes the number of false hits for the set of sample queries had the sample queries been executed against the database records. | 03-05-2009 |
20090077378 | QUERYING ENCRYPTED DATA IN A RELATIONAL DATABASE SYSTEM - A client-server relational database system, wherein data from the client computer is encrypted by the client computer and hosted by the server computer, the encrypted data is operated upon by the server computer, using one or more operators selected from a group of operators comprising: (a) inequality logic operators, (b) aggregation operators, and (c) wildcard matching operators, to produce an intermediate results set, the intermediate results set is sent from the server computer to the client computer, and the intermediate results set is decrypted and filtered by the client computer to produce actual results. The group of operators is limited because the encrypted results set, when decrypted, includes inaccuracies therein. The client computer applies a set of correction procedures to the decrypted results set to remove the inaccuracies therein. | 03-19-2009 |
Sharad Mehrotra, Saratoga, CA US
Patent application number | Description | Published |
---|---|---|
20130103880 | METHODS AND SYSTEMS FOR HANDLING INTER-PROCESS AND INTER-MODULE COMMUNICATIONS IN SERVERS AND SERVER CLUSTERS - Pluggable modules communicate via a switch fabric dataplane accessible via a backplane. Various embodiments are comprised of varying numbers and arrangements of the pluggable modules in accordance with a system architecture that provides for provisioning virtual servers and clusters of servers from underlying hardware and software resources. The system architecture is a unifying solution for applications requiring a combination of computation and networking performance. Resources may be pooled, scaled, and reclaimed dynamically for new purposes as requirements change, using dynamic reconfiguration of virtual computing and communication hardware and software. | 04-25-2013 |
20130107872 | Processor-memory module performance acceleration in fabric-backplane enterprise servers | 05-02-2013 |
20130111095 | MULTI-CHASSIS FABRIC-BACKPLANE ENTERPRISE SERVERS | 05-02-2013 |
20130117766 | Fabric-Backplane Enterprise Servers with Pluggable I/O Sub-System - A Cost-Reduced Enterprise Server (CRES) system includes a flexible resource-efficient server having a plurality of Processor Memory Boards (PMBs) coupled to an Input/Output Module (IOM). The IOM provides all networking and storage interfaces for the server. The IOM is implemented as a field-replaceable pluggable module, and thus all Input/Output (I/O) capabilities or resources of a CRES system may be upgraded via replacement of the IOM. Each PMB is dividable into a pair of Symmetric MultiProcessor (SMP) complexes, and each complex is coupled to a respective portion of the I/O resources provided by the IOM. Each portion of the IOM provides a pair of I/O daughter-module connectors compatible with standard I/O interfaces, such as Peripheral Component Interconnect (PCI)-X and PCI-Express. One or more CRES systems may be coupled to one or more Enterprise Server (ES) systems to form a multi-chassis server managed collectively as one or more provisioned servers. | 05-09-2013 |
20140281153 | FLASH-BASED STORAGE SYSTEM INCLUDING RECONFIGURABLE CIRCUITRY - Apparatus and method for accelerating processing operations of flash based storage systems are disclosed herein. In some embodiments, an IC component disposed between I/O circuitry and flash storage devices is configured to optimize fulfillment of data read and write requests originating from a network or device external to the flash based storage system using cache memory before involving the flash storage devices. | 09-18-2014 |
20140281169 | FLASH-BASED STORAGE SYSTEM INCLUDING RECONFIGURABLE CIRCUITRY - Apparatus and method for accelerating processing operations of flash based storage systems are disclosed herein. In some embodiments, an IC component disposed between I/O circuitry and flash storage devices is configured to optimize fulfillment of data read and write requests originating from a network or device external to the flash based storage system using cache memory before involving the flash storage devices. | 09-18-2014 |
Sharad Mehrotra, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140281140 | NETWORK STORAGE SYSTEM USING FLASH STORAGE - A system can comprise an I/O circuitry, a processor, reconfigurable circuitry, an array of flash storage devices, and a serial interconnect network that is coupled to transfer data between the I/O circuitry, the processor, the reconfigurable circuitry and the flash storage devices. The processor can be configured to designate an interconnect address space for use in communication over the interconnect network among the I/O circuitry, the processor, the reconfigurable circuitry and the flash storage devices. The reconfigurable circuitry can be configured to translate data addresses during transfers of data between the I/O circuitry and the array of flash storage devices. A method to access an array of flash storage devices that are coupled to I/O circuitry over a serial interconnect network can comprise using reconfigurable circuitry to capture data during transfers of data over the serial interconnect network. | 09-18-2014 |
Shared Mehrotra, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120320921 | PACKET ROUTING AND SWITCHING DEVICE - A network device routes data packets by storing the packets in a switching memory as a function of a destination address of the packet. The switching memory comprises switching memory queues that are mapped to ports of the device. A header of a received packet is examined to determine the network destination address to which it is to be routed, and a destination queue is assigned to the packet based on the destination address. Thereafter, the packet is divided into cells, and the cells are written to contiguous locations in the destination queue. | 12-20-2012 |
Shishir Mehrotra, Palo Alto, CA US
Patent application number | Description | Published |
---|---|---|
20110078718 | TARGETING VIDEOS FOR ADVERTISEMENTS BY AUDIENCE OR CONTENT - A video hosting service stores and provides video content to a client via a network. Advertisers search for videos to target by entering search criteria into a user interface. Advertisers can search based on characteristics of the audience (viewers) of the videos, such as age range, gender, and interests of the viewers, and/or based on metadata associated with the videos. A set of videos that meet the search criteria is then retrieved. Advertisers can select individual ones of these videos or groups of these videos. The selected videos or groups of videos can be added to a media plan. The items from the media plan can be imported into an advertising campaign management system, wherein the advertiser's ads are associated with the selected videos. Subsequently, viewers who view the selected videos also view the advertiser's ads in connection with the videos. | 03-31-2011 |
Shishir Mehrotra, Los Altos, CA US
Patent application number | Description | Published |
---|---|---|
20140282695 | SYSTEMS, METHODS, AND MEDIA FOR PRESENTING ADVERTISEMENTS - Systems, methods, and media for presenting advertisements are provided. In some implementations, systems for presenting advertisements are provided, the systems comprising: at least one hardware processor that: receives media content containing a video portion and/or an audio portion; determines whether a watermark is embedded in at least one of the video portion and/or the audio portion of the media content; and if it is determined that the watermark is embedded in the at least one of the video portion and/or the audio portion of the media content: identifies a payload in the watermark; receives an advertisement selected at least in part based on the payload; and causes the advertisement to be presented instead of the media content. | 09-18-2014 |
Shishir S. Mehrotra, Los Altos, CA US
Patent application number | Description | Published |
---|---|---|
20130080263 | PER-VIEW CHARGING FOR VIDEO ADVERTISEMENTS - Methods, systems, and apparatus, including computer programs encoded on a computer-readable storage medium, including a method for charging advertisers for advertisements. The method comprises providing a video advertisement to a user in a content page where the video advertisement includes a control for selecting an associated video for playback. The method further comprises receiving, from the user, a selection of the control. The method further comprises determining when the user is presented with the video. The method further comprises charging an advertiser associated with the video advertisement based on the determining as opposed to a time when the selection occurs. | 03-28-2013 |
Vikas Mehrotra, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20090031261 | CHARACTERIZATION AND REDUCTION OF VARIATION FOR INTEGRATED CIRCUITS - A method and system are described to reduce process variation as a result of the semiconductor processing of films in integrated circuit manufacturing processes. The described methods use process variation and electrical impact to modify the design and manufacture of integrated circuits. | 01-29-2009 |