Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Lu, JP

Hong-Fei Lu, Matsumoto City JP

Patent application numberDescriptionPublished
20080224214SEMICONDUCTOR DEVICE AND FABRICATION METHOD - The present invention provides an SOI device which has high breakdown voltage, wide stable operation range, good thermal dissipation, and high effective conductance and good frequency characteristics, and a method for fabricating the device. In a semiconductor device, a BOX region is formed on a part of a surface layer of a p substrate. The BOX region is formed around a point where a vertical line is dropped from the center of the gate structure portion, and isolates a drain region and an extended drain region from the p09-18-2008
20080258211SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME - In a MIS-type semiconductor device having a trench gate structure, a withstand voltage is ensured without changing the thickness of a drift layer and on-resistance can be reduced without applying a high gate drive voltage. The lower half of a trench extending through a p-base region into an n-drift region is filled with a high-permittivity dielectric having a relative permittivity that is higher than that of a silicon oxide film, preferably a silicon nitride film, and an insulated gate structure including a gate insulator and a gate electrode is fabricated on the high-permittivity dielectric. The depth d10-23-2008
20090008675SOI TRENCH LATERAL IGBT - To enable driving at a high withstand voltage and a large current, increase latchup immunity, and reduce ON resistance per unit area in an IGBT, a trench constituted by an upper stage trench and a lower stage trench is formed over an entire wafer surface between an n01-08-2009
20090050932SEMICONDUCTOR DEVICE AND THE METHOD OF MANUFACTURING THE SAME - To provide a semiconductor device that exhibits a high breakdown voltage, excellent thermal properties, a high latch-up withstanding capability and low on-resistance. The semiconductor device according to the invention, which includes a buried insulator region 02-26-2009
20090194785Semiconductor device and manufacturing method thereof - A p-type body region and an n-type buffer region are formed on an n08-06-2009
20090242930SEMICONDUCTOR DEVICE - A lateral high-breakdown voltage semiconductor device is provided in which the breakdown voltages of elements as a whole are improved, while suppressing increases in cell area. A track-shape gate electrode surrounds a collector electrode extending in a straight line, a track-shape emitter electrode surrounds the gate electrode, and a track-shape first isolation trench surrounds the emitter electrode. A second isolation trench surrounds the first isolation trench. The region between the first isolation trench and the second isolation trench is an n-type isolation silicon region. The isolation silicon region is at the same potential as the emitter electrode. In the cross-sectional configuration traversing the gate electrode, the depth of the p base region in an interval corresponding to an arc-shape portion of the gate electrode is shallower than the depth of the p base region in an interval corresponding to a straight-line portion of the gate electrode.10-01-2009
20110233714SEMICONDUCTOR DEVICE - Aspects of the invention are related to a semiconductor device including a first conductivity type n-type drift layer, a second conductivity type VLD region which is formed on a chip inner circumferential side of a termination structure region provided on one principal surface of the n-type drift layer and which is higher in concentration than the n-type drift layer, and a second conductivity type first clip layer which is formed on a chip outer circumferential side of the VLD region so as to be separated from the VLD region and which is higher in concentration than the n-type drift layer. The invention can also include a first conductivity type channel stopper layer which is formed on a chip outer circumferential side of the first clip layer so as to be separated from the first clip layer and which is higher in concentration than the n-type drift layer.09-29-2011

Patent applications by Hong-Fei Lu, Matsumoto City JP

Lin Lu, Osaka JP

Patent application numberDescriptionPublished
20110293336CAM DRIVING MECHANISM, AND BELT TRANSPORTING APPARATUS AND IMAGE FORMING APPARATUS THEREWITH - A cam driving mechanism has: a cam; a motor which drives the cam; a gear train which transmits, while reducing the speed of, the output of the motor to the cam; a pulse disk which is formed integrally with a gear coupled in the gear train and in which a plurality of slits are formed at equal intervals; a home position detecting member which is arranged coaxially with the pulse disk so as to be rotatable independently thereof and which, by meshing with another gear coupled in the gear train, rotates at a lower rotation speed than the pulse disk; and a cam position detecting sensor which has a detecting portion including a light-emitting portion and a light-receiving portion, the cam position detecting sensor detecting the amount of driving of the cam based on the number of slits of the pulse disk that have passed through the detecting portion, the cam position detecting sensor detecting the home position of the cam based on the timing with which the home position detecting member shields the detecting portion.12-01-2011

Ling Lu, Tokyo JP

Patent application numberDescriptionPublished
20090021793IMAGE PROCESSING DEVICE, IMAGE PROCESSING METHOD, PROGRAM FOR EXECUTING IMAGE PROCESSING METHOD, AND STORAGE MEDIUM FOR STORING PROGRAM - To provide image processing device and method which can achieve embedding and extracting of watermark message which secures certain or more message embedding accuracy and amount as suppressing deterioration of quality in an original document image, it inputs a document image to an image input unit, it extracts by an image analysis unit a character image included in the input document image, and it embeds by an embedding unit watermark message by constituting the character image by means of a predetermined dot pattern.01-22-2009

Qingyu Lu, Kanagawa JP

Patent application numberDescriptionPublished
20080252977IMAGE DISPLAY METHOD - Disclosed herein is an image display method wherein an image display apparatus which includes a light source and an optical system is used, the optical system including, an optical modulation section, a Fourier transform image forming section, a Fourier transform image selection section, and a conjugate image forming section, the image forming method including, a step, carried out by the optical modulation section, of producing a two-dimensional image based on two-dimensional image data whose aberrations caused by the optical system are corrected.10-16-2008

Ting Lu, Kanagawa JP

Patent application numberDescriptionPublished
20100304692Mobile Communication Device and Reception Suppressing Method - It is an objective of the present invention to provide a mobile communication device and a reception suppressing method which can preferably perform communication even if a plurality of antennas is provided and a frequency bandwidth of a transmission signal or a reception signal of each antenna is in a close range with each other.12-02-2010