Loisel
Jean-Marie Loisel, Coon Rapids, MN US
Patent application number | Description | Published |
---|---|---|
20110089911 | Integrated generator field flash - The present invention provides an engine coupled to a generator, the generator being in communication with an automatic voltage regulator. The automatic voltage regulator has an integrated field flash circuit. Further, a controller may be in communication with the field flash circuit and the controller may control an output of the field flash circuit. | 04-21-2011 |
Jerome Loisel, Mougins FR
Patent application number | Description | Published |
---|---|---|
20100191995 | In-Band Sleep Protocol for Embedded Bus - A sleep protocol is provided for controlling sleep mode in a device having a receive port and a transmit port. A location is established in a map of locations in the device as a sleep/wake control location. When the device receives a command to store a sleep value in the sleep/wake control location, this indicates there is no pending traffic for the receive port. When the device also determines that there is no pending traffic on the transmit port, then the device may enter a low power sleep mode. When the device receives a command to store a wake value in the sleep/wake control location to indicate pending traffic for the receive port, it awakens from sleep mode and responds to the wake command with a reply command to indicate the receive port is ready to receive the pending traffic. | 07-29-2010 |
Jerome Henri Loisel, Mougins FR
Patent application number | Description | Published |
---|---|---|
20110057702 | CHANGING AN OPERATING PERFORMANCE POINT - A method of changing an operating performance point of an integrated circuit including detecting a need to change the operating performance point of the integrated circuit to a new operating performance point. The method also includes changing a voltage of the integrated circuit to correspond with the new operating performance point, changing a maximal receiver clock frequency value to correspond with the new operating performance point, exporting the maximal receiver clock frequency value to a distant integrated circuit, and receiving an acknowledgement of the changed maximal receiver clock frequency value from the distant integrated circuit. | 03-10-2011 |
Patrice Loisel, Bolbec FR
Patent application number | Description | Published |
---|---|---|
20100325908 | GAUGE FOR MOUNTING A SCREW - This gauge for mounting a screw in a cage nut or in a nut ( | 12-30-2010 |
Pierre Loisel, Courdimanche FR
Patent application number | Description | Published |
---|---|---|
20100186509 | METHOD FOR MEASURING AN ACCELERATION USING A PIEZOELECTRIC VIBRATING ACCELEROMETER, AND CORRESPONDING MEASUREMENT DEVICE - The invention provides a method of measuring an acceleration by means of a vibrating accelerometer including a piezoelectric vibrating cell, the method having the steps: of exciting the vibration cell by means of an excitation signal at a resonant frequency of the vibrating cell; of calculating an acceleration value from a detection signal that results from the excitation signal; of exciting the vibrating cell with a correction excitation signal at a correction frequency that is different from the resonant frequency; of extracting a correction signal from the detection signal, the correction being representative of an electrical characteristic that is to be corrected; and of combining the correction signal with the detection signal so as to reduce the electrical characteristic that is to be corrected. | 07-29-2010 |
Severine Loisel, Brest Cedex FR
Patent application number | Description | Published |
---|---|---|
20120121598 | COMPOSITIONS CONTAINING ANTIBODIES FOR TREATING CD5+HLA-DR+B OR T CELL RELATED DISEASES - The present invention relates to compositions containing antibodies for treating CD5+ HLA-DR+ B OR T cell related diseases such as B or T cell malignances (leukaemia and lymphoma), autoimmune diseases and T cell related diseases as transplantation and graft rejection. | 05-17-2012 |
Thomas P. Loisel, Montreal CA
Patent application number | Description | Published |
---|---|---|
20100221234 | BONE DELIVERY CONJUGATES AND METHOD OF USING SAME TO TARGET PROTEINS TO BONE - A bone delivery conjugate having a structure selected from the group consisting of: A) X-D | 09-02-2010 |
20100240125 | BONE DELIVERY CONJUGATES AND METHOD OF USING SAME TO TARGET PROTEINS TO BONE - A bone delivery conjugate having a structure selected from the group consisting of: A) X-D | 09-23-2010 |
20100297119 | BONE TARGETED ALKALINE PHOSPHATASE, KITS AND METHODS OF USE THEREOF - A bone targeted alkaline phosphatase comprising a polypeptide having the structure: Z-sALP-Y-spacer-X-W | 11-25-2010 |
Vincent Loisel, Thollon Les Memises FR
Patent application number | Description | Published |
---|---|---|
20090134116 | CLOSURE SYSTEM FOR CONTAINER - Closure system for a container including a cap and a ring adapted to engage by screwing in order to seal the opening, the cap including an upper wall from which in a downwards direction there extends an annular skirt that has a lower annular end and a radially inner surface fitted with a thread. The ring has an annular top rim, an annular collar and a thread complementary to the thread of the cap provided between the collar and the rim of the ring. The skirt of the cap includes a projecting annular member forming a barrier and adapted to be supported against the whole periphery of the collar of the ring in a substantially radial direction. | 05-28-2009 |
20130287905 | DRINK-THROUGH SPOUT CAP FOR A BEVERAGE BOTTLE, SET OF A COVER AND SUCH A DRINK-THROUGH SPOUT CAP, A DRINKING DEVICE, AND METHODS OF MANUFACTURING AND PREPARING A DRINKING DEVICE - A drink-through spout cap for a beverage bottle having a body and a neck, a set of a cover and such a drink-through spout cap, a drinking device including a beverage bottle and a set, and methods of manufacturing or preparing a drinking device. The drink-through spout cap ( | 10-31-2013 |
Yann Loisel, La Ciotat FR
Patent application number | Description | Published |
---|---|---|
20120018288 | KEYPAD HAVING TAMPER-RESISTANT KEYS - A tamper resistant keypad includes one or more key assemblies having a resilient key member and a contact. The resilient key member is configured to flex when the key assembly is depressed to allow the contact to close a key press detection circuit on a circuit board to register a key press. A tamper detection switch assembly at least partially surrounds the resilient key member. The tamper detection switch assembly is configured to detect attempts to access the key assembly. | 01-26-2012 |
20120311239 | DATA INTERLEAVING SCHEME FOR AN EXTERNAL MEMORY OF A SECURE MICROCONTROLLER - The invention relates to methods of interleaving payload data and integrity control data in an external memory interfaced with a microcontroller to improve data integrity check, enhance data confidentiality and save internal memory. Data words and are received for storing in the external memory. Each data word is used to generate a respective integrity word, while an associated logic address is translated to two physical addresses in the external memory, one for the data word and the other for the integrity word. The two physical addresses for the data and integrity words are interleaved in the external memory, and sometimes, in a periodic scheme. In particular, each data word may be associated to an integrity sub-word included in an integrity word having the same length with that of a data word. The external memory may have dedicated regions for the data words and the integrity words, respectively. | 12-06-2012 |
Yann Yves René Loisel, La Ciotat FR
Patent application number | Description | Published |
---|---|---|
20110260162 | Device for Protecting an Electronic Integrated Circuit Housing Against Physical or Chemical Ingression - The invention relates to the creation of a housing for an integrated circuit which makes it possible to detect physical ingression into said housing. The invention applies in particular to the protection of secrets which may possibly be contained in said integrated circuit, in the event of physical attack, for example by destroying the secrets contained in an integrated circuit in the event of ingression into the housing thereof. | 10-27-2011 |
20130238907 | SYSTEMS AND METHODS FOR MANAGING CRYPTOGRAPHIC KEYS IN A SECURE MICROCONTROLLER - The present invention relates to key management in a secure microcontroller, and more particularly, to systems, devices and methods of automatically and transparently employing logic or physical address based keys that may also be transferred using dedicated buses. A cryptographic engine translates a logic address to at least one physical address, and processes a corresponding data word based on at least one target key. The target key is selected from a plurality of keys based on the logic or physical address. A universal memory controller stores each processed data word in the corresponding physical address within a memory. Each key is associated with a memory region within the memory, and therefore, the logic or physical address associated with a memory region may be used to automatically identify the corresponding target key. A dedicated secure link may be used to transport key request commands and the plurality of keys. | 09-12-2013 |
Yann Yves René Loisel, La Ciotat FR
Patent application number | Description | Published |
---|---|---|
20130238907 | SYSTEMS AND METHODS FOR MANAGING CRYPTOGRAPHIC KEYS IN A SECURE MICROCONTROLLER - The present invention relates to key management in a secure microcontroller, and more particularly, to systems, devices and methods of automatically and transparently employing logic or physical address based keys that may also be transferred using dedicated buses. A cryptographic engine translates a logic address to at least one physical address, and processes a corresponding data word based on at least one target key. The target key is selected from a plurality of keys based on the logic or physical address. A universal memory controller stores each processed data word in the corresponding physical address within a memory. Each key is associated with a memory region within the memory, and therefore, the logic or physical address associated with a memory region may be used to automatically identify the corresponding target key. A dedicated secure link may be used to transport key request commands and the plurality of keys. | 09-12-2013 |
20140281586 | Systems and methods for secure access modules - Various embodiments of the invention provide a strong logical link between a SAM and a secure terminal to combat SAM counterfeiting and misuse. The link is based on mutual validation methods using firmware and cryptographic protocols. Once the SAM is removed from a terminal that it has been tied to, or the link is broken by a tampering attempt of a potential intruder, the SAM and/or the terminal are disabled. | 09-18-2014 |
20140283103 | Systems and methods to extend ROM functionality - Various embodiments allow for flexible and secure updates of drivers for numerous types of external memory devices by utilizing an address-selection mechanism within a simple and secure ROM code to enable the loading of a dynamic routine from an external source into a dynamic memory. In certain embodiments, the routine enables a simple and trusted framework to access and modify the content of any number of complex memory devices via simple commands without affecting existing security measures. This increases the usable lifetime of secure ROM code, simplifies device validation, and shortens the overall development cycle by extending the functionality of secure ROM code while keeping the ROM code and any programming thereof simple. | 09-18-2014 |