Linstadt
Eric Linstadt, Palo Alto, CA US
Patent application number | Description | Published |
---|---|---|
20130179751 | MEMORY DEVICE WITH ECC HISTORY TABLE - A method of reading data from a memory device is disclosed. The method comprises accessing preexisting data from a location in the memory device in response to a read command and identifying an error in the preexisting data. The identified error is corrected for transmission as corrected data. Error information representing the identified error is stored while the pre-existing data is retained in the location of the memory device in uncorrected form. | 07-11-2013 |
Eric Linstadt, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20140372707 | Wear Leveling in a Memory System - Embodiments are disclosed for replacing one or more pages of a memory to level wear on the memory. In one embodiment, a system includes a page fault handling function and a memory address mapping function. Upon receipt of a page fault, the page fault handling function maps an evicted virtual memory address to a stressed page and maps a stressed virtual memory address to a free page using the memory address mapping function. | 12-18-2014 |
John E. Linstadt, Palo Alto, CA US
Patent application number | Description | Published |
---|---|---|
20120179880 | SHARED ACCESS MEMORY SCHEME - A memory device loops back control information from one interface to another interface to facilitate sharing of the memory device by multiple devices. In some aspects, a memory controller sends control and address information to one interface of a memory device when accessing the memory device. The memory device may then loop back this control and address information to another interface that is used by another memory controller to access the memory device. The other memory controller may then use this information to determine how to access the memory device. In some aspects a memory device loops back arbitration information from one interface to another interface thereby enabling controller devices that are coupled to the memory device to control (e.g., schedule) accesses of the memory device. | 07-12-2012 |