Li, Pingtung County
Bo-Peng Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20150057866 | Power Distribution Method for Electric Vehicle Driven by Two Power Sources - A power distribution method for electric vehicle driven by two power sources includes executing a first power distribution law by a vehicle control unit, wherein the first power distribution law sets a distribution ratio according to a vehicle speed of the electric vehicle, a torque demand, and a current gear of a transmission. The powers outputted by first and second motors are adjusted according to the distribution ratio such that the first and second motors can operate at the most efficient operation points to increase the operational efficiency of the electric vehicle driven by two power sources. | 02-26-2015 |
Cho-Hsin Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20100080273 | SIGNAL RECEIVING DEVICE AND FREQUENCY DETERMINING CIRCUIT - A signal receiving device is adapted for receiving a multi-bit signal-under-test that supports one of first and second base frequency types, and outputting a type indicator for indicating which one of the first and second base frequency types is supported by the signal-under-test. The signal receiving device includes a counter and a frequency determining circuit. The counter includes an accumulating unit for counting cycles of an operating clock so as to obtain a bit count. The frequency determining circuit is coupled to the counter for comparing the bit count to one of first and second preset values in accordance with a previous value of the type indicator so as to obtain a comparison result, and determining whether to update a value of the type indicator based on the comparison result. | 04-01-2010 |
Chung-Yi Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20110007577 | ACCESSING METHOD AND A MEMORY USING THEREOF - A memory comprises a memory cell, a sense amplifier, and a control unit. The memory cell stores a first bit and a second bit. The sense amplifier senses a first cell current and a second cell current corresponding to the first and the second bits respectively with a voltage applying on the memory cell. The control unit determines a digital state of the first bit by comparing a first reference current with the first cell current or by comparing a reference data with a first delta current between the first cell current and the second cell current. | 01-13-2011 |
20130194866 | ACCESSING METHOD AND A MEMORY USING THEREOF - A memory comprises a memory cell, a sense amplifier, and a control unit. The memory cell stores a first bit and a second bit. The sense amplifier senses a first cell current and a second cell current corresponding to the first and the second bits respectively with a voltage applying on the memory cell. The control unit determines a digital state of the first bit by comparing a first reference current with the first cell current or by comparing a reference data with a first delta current between the first cell current and the second cell current. | 08-01-2013 |
Chun-Shih Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20140011986 | CATALYTIC OR PHOTOCATALYTIC PREPARATION METHOD OF PARYLENE AF4 - The present invention disclosed a preparation method of parylene AF4, which provides a reactant and a reducing agent with the use of catalyst or exposure to UV light with photo-initiator, to shorten the reaction time as a result of minimized the byproduct(s) formation, and obtain high purity (>99.0%) of parylene AF4 product under high concentrated reaction mixture. | 01-09-2014 |
20140221632 | PHOTOCATALYTIC PREPARATION METHOD OF PARYLENE AF4 - The present invention disclosed a preparation method of parylene AF4, which provides a reactant and a reducing agent with the use of catalyst or exposure to UV light with photo-initiator, to shorten the reaction time as a result of minimized the byproduct(s) formation, and obtain high purity (>99.0%) of parylene AF4 product under high concentrated reaction mixture. | 08-07-2014 |
20150218067 | CATALYTIC OR PHOTOCATALYTIC PREPARATION METHOD OF PARYLENE AF4 - The present invention disclosed a preparation method of parylene AF4, which provides a reactant and a reducing agent with the use of catalyst or exposure to UV light with photo-initiator, to shorten the reaction time as a result of minimized the byproduct(s) formation, and obtain high purity (>99.0%) of parylene AF4 product under high concentrated reaction mixture. | 08-06-2015 |
Fu-Yuan Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20150105813 | BLOOD COLLECTING APPARATUS, LANCET AND LANCING DEVICE - The present invention provides a blood collecting apparatus including a lancet and a lancing device. The lancing device is used for inserting the lancet and triggering the lancet to collect blood. The lancing device includes a housing, a lancet holder, a triggering mechanism, a withdrawing mechanism, a distance adjusting mechanism and a cap. | 04-16-2015 |
Hung-Yu Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20110128796 | DISTURB-FREE STATIC RANDOM ACCESS MEMORY CELL - A disturb-free static random access memory cell includes: a latch circuit having a first access terminal and a second access terminal; a first switching circuit having a first bit transferring terminal coupled to the first access terminal, a first control terminal coupled to a first write word line, and a second bit transferring terminal; a second switching circuit having a third bit transferring terminal coupled to the second access terminal, a second control terminal coupled to a second write word line, and a fourth bit transferring terminal coupled to the second bit transferring terminal; a third switching circuit having a fifth bit transferring terminal coupled to the fourth bit transferring terminal, a third control terminal coupled to a word line, and a sixth bit transferring terminal coupled to a bit line; and a sensing amplifier coupled to the bit line, for determining a bit value appearing at the bit line. | 06-02-2011 |
20110273951 | MEMORY CIRCUIT AND METHOD FOR CONTROLLING MEMORY CIRCUIT - A memory circuit includes a first memory array, a second memory array and a switch module, wherein the first memory array has a first node and a second node, the second memory array has a third node and a fourth node, the first node is coupled to a first supply voltage, and the fourth supply voltage is coupled to a second supply voltage smaller than the first supply voltage. The switch module is coupled to the second node, the third node, the first supply voltage and the second supply voltage. When the memory circuit is operated under an inactive mode, the switch module electrically connects the second node to the third node, electrically disconnects the second node from the second supply voltage, and electrically disconnects the third node from the first supply voltage. | 11-10-2011 |
Jeng Han Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20100066056 | WHEELCHAIR, WHEELCHAIR APPARATUS AND WHEELCHAIR CARE SERVICE NETWORK SYSTEM - A wheelchair includes a seat, one or more wheels and a seat weight sensing mechanism. The wheel includes a brake for stopping the wheel. The seat weight sensing mechanism is placed below the seat and is connected to the brake. When the seat is loaded by a weight more than a predetermined value, the seat weight sensing mechanism releases the brake to free the wheel. When the seat is not loaded by a weight more than a predetermined value, the brake stops the wheel. | 03-18-2010 |
20120095777 | PATIENT LIFT APPARATUS AND PATIENT LIFT SERVICE DISPATCH SYSTEM - A patient lift apparatus designed to lift and transfer patients is provided. The patient lift apparatus includes a patient lift base and a modular patient support device removably connected to the patient lift base to support a patient. The patient lift base includes a cantilever element, a portal frame, three wheel assemblies, a hanging mechanism. The cantilever element is pivoted intersectionally with the portal frame. The three wheel assemblies are disposed at the bases of the cantilever element and the portal frame, as three bearing points. The hanging mechanism is pivoted to the top of the cantilever element and connected to the modular patient support device below. When the cantilever element and the portal frame are rotated relatively, the height, the shape and the positions of the bearing points of the patient lift apparatus are changed accordingly. | 04-19-2012 |
20120203139 | WHEELCHAIR, WHEELCHAIR APPARATUS AND WHEELCHAIR CARE SERVICE NETWORK SYSTEM - A wheelchair includes a seat, one or more wheels and a seat weight sensing mechanism. The wheel includes a brake for stopping the wheel. The seat weight sensing mechanism is placed below the seat and is connected to the brake. When the seat is loaded by a weight more than a predetermined value, the seat weight sensing mechanism releases the brake to free the wheel. When the seat is not loaded by a weight more than a predetermined value, the brake stops the wheel. | 08-09-2012 |
Jia-Chang Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20100142831 | OBJECT-END POSITIONING METHOD AND SYSTEM - An object-end positioning method is provided for positioning lower ends of two limbs of an object. In the method, a foreground processing is performed on an original image to obtain a foreground image. A number of turning points are obtained according to the foreground image, wherein connection of the turning points forms a polygonal curve. Each turning point is classified to be a convex or concave point according to an included angle between lines connecting the turning point to two adjacent turning points. A number of selected convex points and selected concave points are selected. Two of the selected convex points are selected as two temporary ends. Connection of the two temporary ends and a selected concave point located between the two temporary ends forms a triangle. Two positioning ends for positioning the lower ends of the two limbs of the object are determined according to the two temporary ends. | 06-10-2010 |
Jian-Yu Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20120044975 | MULTI-CARRIER RECEIVER, MULTI-CARRIER TRANSMITTER AND MULTI-CARRIER TRANSCEIVER SYSTEM - A multi-carrier receiver, multi-carrier transmitter and a multi-carrier transceiver system are provided. The multi-carrier receiver includes at least a first processing unit, a routed switch and a second processing unit. The first processing unit has M first processing paths, performs intensity processing to at least one RF signal for outputting sub-carrier signals. The routed switch has M input terminals and N output terminals, where the M input terminals are respectively coupled to the M first processing paths and receive the sub-carrier signals. The routed switch connects each input terminal to at least one output terminal or none of the output terminals according to a control signal. The second processing unit has N second processing paths respectively coupled to the N output terminals for demodulating the sub-carrier signals and performing an analog-to-digital conversion to the demodulated signals for generating digital signals, where M and N are greater than 0. | 02-23-2012 |
20120044976 | MULTI-CARRIER RECEIVER, MULTI-CARRIER TRANSMITTER AND MULTI-CARRIER TRANSCEIVER SYSTEM - A multi-carrier receiver, multi-carrier transmitter and a multi-carrier transceiver system are provided. The multi-carrier receiver includes a first processing unit, a router and a second processing unit. The first processing unit has M first processing paths, applies intensity processing on at least a RF signal for outputting sub-carrier signals. The router has M input terminals and N output terminals, where the M input terminals are respectively coupled to the M first processing paths and receive the sub-carrier signals. The router outputs the sub-carrier signals to the N output terminals and the received signal at each output terminal of the router includes the sub-carrier signal at each input terminal. The second processing unit has N second processing paths respectively coupled to the N output terminals for demodulating the sub-carrier signals and applies an analog-to-digital conversion on the demodulated signals for generating digital signals, where M and N are greater than 0. | 02-23-2012 |
20140169418 | RECEIVER AND TRANSMITTER APPARATUS FOR CARRIER AGGREGATION - An RF receiver/transmitter apparatus for carrier aggregation is disclosed, to provide a routing circuitry formed by a plurality of mixer modules for achieving both the function of carrier aggregation and the mixing frequency process of signals. This architecture allows sharing an RF front-end, improving degree of integration, and reducing hardware cost and circuitry power consumption. In addition, in the process of reception and transmission, the apparatus may perform different processing and configuration for each sub-channel to increase circuit design flexibility. The receiver apparatus includes at least one antenna, a first signal processing unit, a routing mixer device, a second signal processing unit and a digital signal processor (DSP); and the routing mixer device includes a plurality of mixer module and a plurality of current/voltage adders to achieve signal routing control through opening or closing of the mixer, switching the signal transmission path or switching the signal synthesizer. | 06-19-2014 |
Jia-Rong Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20150093893 | PROCESS OF FORMING SEED LAYER IN VERTICAL TRENCH/VIA - In a process of forming a seed layer, particularly in a vertical trench or via, a semiconductor substrate having a dielectric structure and a hard mask structure thereon is provided. An opening is formed in the hard mask structure, and a trench or via is formed in the dielectric structure in communication with the opening, wherein an area of the opening is greater than that of an entrance of the trench or via. A seed layer is then deposited in the trench or via through the opening, and then subjected to a reflow process. | 04-02-2015 |
Jin-Fu Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20090049333 | BUILT-IN REDUNDANCY ANALYZER AND METHOD FOR REDUNDANCY ANALYSIS - A built-in redundancy analyzer and a redundancy analysis method thereof for a chip having a plurality of repairable memories are provided. The method includes the following steps. First, the identification code of a repairable memory containing a fault (“fault memory” for short) is identified and a parameter is provided according to the identification code. The parameter includes the length of row address, the length of column address, the length of word, the number of redundancy rows, and the number of redundancy columns of the fault memory. Since the parameter of every individual repairable memory is different, the fault location is converted into a general format according to the parameter for easier processing. A redundancy analysis is then performed according to the parameter and the converted fault location, and the analysis result is converted from the general format to the format of the fault memory and output to the fault memory. | 02-19-2009 |
20090097342 | BUILT-IN SELF REPAIR CIRCUIT FOR A MULTI-PORT MEMORY AND METHOD THEREOF - A built-in self repair (BISR) circuit for a multi-port memory and a method thereof are provided. The circuit includes a test-and-analysis module (TAM) and a defect locating module (DLM) coupled to the TAM. The TAM tests a repairable multi-port memory to generate a fault location and determines whether the test generates a port-specific fault candidate according to the fault location. If a port-specific fault candidate is generated, the DLM generates a defect location based on the fault location and provides the defect location to the TAM so that the TAM can determine how to repair the repairable multi-port memory according to the defect location. If no port-specific fault candidate is generated in the test, the TAM determines how to repair the repairable multi-port memory according to the fault location. | 04-16-2009 |
Meng- Huan Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20150349677 | DC BRUSHLESS MOTOR CONTROL SYSTEM APPLICABLE FOR AC POWER - A control system electrically coupled between a main control module and a DC brushless motor includes a switching power conversion circuit, a voltage conversion circuit, a central processing circuit, a motor driving circuit and a switching circuit. The switching power conversion circuit is connected to the air-conditioning main control module for receiving an AC power, and rectifying, bucking and filtering the AC power to form and supply a stable DC power for the operation of the DC brushless motor, so that a conventional air-conditioning system converts AC signals into DC signal to control and drive DC brushless motor, so as to achieve the power saving effect without the need of changing the existing pipeline wiring and control interface. | 12-03-2015 |
Tsung-Ling Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20110069797 | RECEIVING DEVICE AND METHOD THEREOF - A receiving device includes: a mixer module arranged to receive an input signal to generate a down-converted output; a first active filter, the first active filter arranged to receive the down-converted output and perform an active filtering process upon the down-converted output to generate a first filtered output; a passive filter, the passive filter arranged to receive the first filtered output and perform a passive filtering process upon the first filtered output to generate a second filtered output; and a processing circuit, the processing circuit arranged to receive the second filtered output and process the second filtered output to generate an output signal corresponding to the input signal. | 03-24-2011 |
Tzung-Lin Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20100109080 | PSEUDO-DRAIN MOS TRANSISTOR - A pseudo-drain MOS transistor is disclosed. The transistor includes a semiconductor substrate; a gate structure disposed on the semiconductor substrate; a source, a pseudo-drain, a drain, and a shallow trench isolation disposed in the semiconductor substrate, a p-well disposed in the semiconductor substrate and under the source and the gate structure; and an n-well disposed under the drain. The source and the pseudo-drain are disposed adjacent to two sides of the gate structure and the shallow trench isolation is disposed between the pseudo-drain and the drain, and the n-well is extended toward the pseudo-drain while not reaching the area below the gate structure. | 05-06-2010 |
20100200947 | DIE SEAL RING - A die seal ring disposed outside of a die region of a semiconductor substrate is disclosed. The die seal ring includes a first isolation structure, a second isolation structure, and at least one third isolation structure disposed between the first isolation structure and the second isolation structure; a plurality of first regions between the first isolation structure, the second isolation structure and the third isolation structure; a second region under the first region and the third isolation structure; and a third region under the first isolation structure. | 08-12-2010 |
Zheng-Han Li, Pingtung County TW
Patent application number | Description | Published |
---|---|---|
20160043104 | DISPLAY PANEL - A display panel including first and second pixel structures and a light shielding pattern layer is provided. The first pixel structure includes a first pixel electrode including first pixel electrode bars, wherein a first maximum spacing is formed between any two adjacent first pixel electrode bars of the first pixel structure. The second pixel structure includes a second pixel electrode including second pixel electrode bars, wherein a second maximum spacing which is larger than the first maximum spacing is formed between two adjacent second pixel electrode bars of the second pixel structure. The light shielding pattern layer has first and second light shielding portions. The area of the second light shielding portion is larger than the area of the first light shielding portion. The first pixel electrode is close to the second light shielding portion and the second pixel electrode is away from the second light shielding portion. | 02-11-2016 |