Kyoungjin
Kyoungjin Kim, Goyeng-Si KR
Patent application number | Description | Published |
---|---|---|
20120129107 | METHOD FOR MANUFACTURING A PATTERNED RETARDER - The present disclosure relates to a method for manufacturing the patterned retarder used in the three-dimensional display device. The present disclosure suggests a method for manufacturing a patterned retarder comprising: defining a first retarder region and a second retarder region in the patterned retarder; forming a first polarization pattern at the first retarder region by a partial exposure process having a first exposure energy; and forming a second polarization pattern at the second retarder region by whole exposure process having a second exposure energy. By manufacturing the patterned retarder with lower exposure energy, it is possible to reduce the whole manufacturing takt time, so that the production yield can be enhanced and the production cost can be reduced. | 05-24-2012 |
Kyoungjin Lee, Seoul KR
Patent application number | Description | Published |
---|---|---|
20140159686 | CURRENT MODE PWM BOOST CONVERTER - A current mode PWM converter configured to maintain a duty ratio of a driving signal for driving a boost circuit boosting an input voltage to an output voltage when a frequency of a clock signal for generating the driving signal is varied. | 06-12-2014 |
20140159687 | Adaptive Power Converters and Methods of Operating the Same - A power converter includes a converter circuit comprising a semiconductor switch configured to couple a power supply node to an output node responsive to an input signal applied to a control terminal thereof. The power converter further includes a slew rate limiter circuit coupled to the control terminal of the semiconductor switch and configured to limit a slew rate of an output voltage at the output node. The semiconductor switch may include a field-effect transistor (FET), the control terminal may include a gate terminal of the FET, and the slew rate limiter circuit may include a capacitor having a capacitance less than a gate-source capacitance of the FET. | 06-12-2014 |
20140191986 | METHOD FOR CONTROLLING A TERMINAL USING A DOUBLE TOUCH GESTURE AND TERMINAL THEREOF - A mobile terminal including a wireless communication unit configured to wirelessly communicate with at least one other terminal; a touch screen display; and a controller configured to select an object displayed on the touch screen display based on a first touch gesture input with respect to the object, perform a second touch gesture a predetermined time after the first touch gesture, in which the second touch gesture has a dragging direction, and perform a first preset function based on the second touch gesture having a first dragging direction and perform a second preset function based on the second touch gesture having a second direction different than the first direction. | 07-10-2014 |
Kyoungjin Nam, Paju-Si KR
Patent application number | Description | Published |
---|---|---|
20130112979 | FRINGE FIELD SWITCHING LIQUID CRYSTAL DISPLAY DEVICE AND METHOD OF FABRICATING THE SAME - A fringe field switching (FFS) liquid crystal display (LCD) device which uses an organic insulating layer and consumes less power, in which film quality of an upper layer of a low temperature protective film is changed to improve undercut within a pad portion contact hole, and a method for fabricating the same is provided. | 05-09-2013 |
20140132903 | FRINGE FIELD SWITCHING LIQUID CRYSTAL DISPLAY DEVICE AND METHOD OF FABRICATING THE SAME - A fringe field switching (FFS) liquid crystal display (LCD) device which uses an organic insulating layer and consumes less power, in which film quality of an upper layer of a low temperature protective film is changed to improve undercut within a pad portion contact hole, and a method for fabricating the same is provided. | 05-15-2014 |
20150179719 | ORGANIC LIGHT EMITTING DISPLAY DEVICE AND REPAIR METHOD THEREOF - An organic light emitting display device can include a substrate, two or more first electrodes positioned on the substrate and spaced apart from one another, an auxiliary electrode positioned between the first electrodes, a barrier rib positioned on the auxiliary electrode and having a reversely tapered structure including at least two layers, a bank layer exposing portions of the first electrodes to define a light emission region, an organic layer positioned in the light emission region and patterned by the barrier rib, and a second electrode positioned on the organic layer and the barrier rib and disposed to be in contact with the auxiliary electrode. | 06-25-2015 |
20160133681 | ORGANIC LIGHT-EMITTING DIODE DISPLAY HAVING MULTI-MODE CAVITY STRUCTURE - An organic light-emitting diode (OLED) display can include a substrate configured to have an emission area and a non-emission area defined in the substrate; a thin film transistor disposed in the non-emission area; a first storage capacitor electrode and a second storage capacitor electrode configured to be overlapped in the emission area with a passivation layer interposed between the first and the second storage capacitor electrodes; an overcoat layer configured to cover the thin film transistor and the second storage capacitor electrode; and a first pixel area configured to comprise a first anode electrode and an insulating layer sequentially stacked on the overcoat layer in such a way as to overlap the second storage capacitor electrode and a second anode electrode disposed on the insulating layer and configured to come in contact with the thin film transistor and the first anode electrode. | 05-12-2016 |
20160141349 | ORGANIC LIGHT-EMITTING DIODE DISPLAY HAVING HIGH APERTURE RATIO AND METHOD FOR MANUFACTURING THE SAME - An organic light-emitting diode display can include a substrate in which an emission area and a non-emission area are defined; a first transparent conductive layer, a light shielding layer, a buffer layer and a semiconductor layer sequentially laminated on the non-emission area; a gate electrode superposed on the center region of the semiconductor layer, having a gate insulating layer interposed therebetween; a drain electrode coming into contact with one side of the semiconductor layer, having an interlevel insulating layer covering the gate electrode interposed therebetween, and formed of a second transparent conductive layer and a metal layer laminated thereon; a first storage capacitor electrode disposed under the interlevel insulating layer in the emission area and formed of the first transparent conductive layer; and a second storage capacitor electrode superposed on the first storage capacitor electrode, having the interlevel insulating layer interposed therebetween, and formed of the second transparent conductive layer. | 05-19-2016 |
Kyoungjin Nam, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20160133653 | NARROW BEZEL FLAT PANEL DISPLAY - Provided is a flat panel display. A flat panel display includes: a lower panel defining a display area and a non-display area, a driver element and a line within the non-display area, a planar layer covering the lower panel, a first trench at the planar layer over the driver element and the line, a lower alignment layer on an upper surface of the planar layer and a lower surface of the first trench, the lower alignment layer exposing some upper surface of the planar layer at the first trench, and a sealant at the first trench. | 05-12-2016 |
20160133682 | ORGANIC LIGHT-EMITTING DIODE DISPLAY HAVING HIGH APERTURE RATIO AND METHOD FOR MANUFACTURING THE SAME - An organic light-emitting diode display includes a substrate in which an emission area and a non-emission area are defined; a thin film transistor disposed in the non-emission area on the substrate; passivation layer disposed on the thin film transistor; a first storage capacitor electrode and a second storage capacitor electrode superposed thereon, having the passivation layer interposed therebetween, in the emission area; an overcoat layer disposed on the second storage capacitor electrode; and an anode disposed on the overcoat layer, coming into contact with one side of the second storage capacitor electrode through an overcoat layer contact hole penetrating the overcoat layer and, coming into contact with part of the thin film transistor through a passivation layer contact hole disposed in the overcoat layer contact hole and penetrating the passivation layer. | 05-12-2016 |
Kyoungjin Park, Paju-Si KR
Patent application number | Description | Published |
---|---|---|
20160071913 | ORGANIC LIGHT EMITTING DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME - An organic light emitting display panel according to an aspect of the present invention includes a planarization layer positioned on a substrate including a plurality of pixels, and a first opening portion formed in a non-emission area of the pixel, a first electrode formed on a portion exposed through the first opening portion and the planarization layer, a bank including a portion overlapping an edge of the first electrode, and exposing a portion corresponding to an emission area of the pixel on the first electrode, an organic layer formed on the portion corresponding to the emission area of the pixel on the first electrode, and a second electrode formed on the bank and the organic layer. | 03-10-2016 |