Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Kurita, Kawasaki

Masanori Kurita, Kawasaki JP

Patent application numberDescriptionPublished
20090027988Memory device, memory controller and memory system - An image memory, image memory system, and memory controller that are capable of efficiently accessing a rectangular area of two-dimensionally arrayed data are provided. The memory device has: a memory cell array that has a plurality of memory unit areas, each of which is selected by addresses; a plurality of input/output terminals; and an input/output unit provided between the memory cell array and the plurality of input/output terminals. Each of the memory unit areas stores therein data of a plurality of bytes or bits corresponding to the plurality of input/output terminals respectively, and the memory cell array and the input/output unit access a plurality of bytes or bits stored in a first memory unit area corresponding to the input address and in a second memory unit area adjacent to the first memory unit on the basis of the input address and combination information of the bytes or bits in response to a first operation code, and then, from the plurality of bytes or bits within the accessed first and second memory unit areas, associate a combination of the plurality of bytes or bits based on the combination information, with the plurality of input/output terminals.01-29-2009
20100146201MEMORY DEVICE, MEMORY CONTROLLER AND MEMORY SYSTEM - Provided is a memory device in which the decrease of the effective bandwidth caused by the refresh operation of the memory device has been solved, a memory controller of the memory device, and a memory system thereof. A memory device that is operated in response to a command from a memory controller has a plurality of banks that respectively have memory cores including memory cell arrays and decoders and are selected by bank addresses; and a control circuit, which, in response to a background refresh command, causes the memory cores within refresh target banks set by the memory controller to successively execute refresh operation a number of times corresponding to refresh burst length that is set by the memory controller, and, in response to a normal operation command, further causes the memory cores within banks other than the refresh target banks and selected by the bank addresses to execute normal memory operation corresponding to the normal operation command, during the refresh operation executed by the memory cores within the refresh target banks.06-10-2010
20100172200MEMORY DEVICE, MEMORY CONTROLLER AND MEMORY SYSTEM - Provided is a memory device in which the decrease of the effective bandwidth caused by the refresh operation of the memory device has been solved, a memory controller of the memory device, and a memory system thereof. A memory device that is operated in response to a command from a memory controller has a plurality of banks that respectively have memory cores including memory cell arrays and decoders and are selected by bank addresses; and a control circuit, which, in response to a background refresh command, causes the memory cores within refresh target banks set by the memory controller to successively execute refresh operation a number of times corresponding to refresh burst length that is set by the memory controller, and, in response to a normal operation command, further causes the memory cores within banks other than the refresh target banks and selected by the bank addresses to execute normal memory operation corresponding to the normal operation command, during the refresh operation executed by the memory cores within the refresh target banks.07-08-2010

Patent applications by Masanori Kurita, Kawasaki JP

Ryo Kurita, Kawasaki JP

Patent application numberDescriptionPublished
20090183985METHOD OF MANUFACTURING MAGNETIC RECORDING MEDIUM - One aspect of the embodiments utilizes, according to an aspect of the invention, a method of manufacturing a magnetic recording medium, which includes an intermediate layer and a granular magnetic layer as a recording layer sequentially formed on a non-magnetic substrate, includes the steps of forming the intermediate layer and forming the granular magnetic layer. The granular magnetic layer includes a plurality of magnetic particles made of a Co alloy and an oxide magnetically separating the plurality of magnetic particles by a sputtering method using a target. The target includes a Co alloy, one or more first oxides selected from a group of oxides of Si, Ti, Ta, Cr, W, and Nb, and a second oxide composed of a Co oxide.07-23-2009
20090197120MAGNETIC RECORDING MEDIUM AND MAGNETIC RECORDING APPARATUS - A magnetic recording medium for vertical magnetic recording includes a substrate, and a layer laminated on the substrate, including a first magnetic recording layer made of a granular material, an exchange-coupling-strength control layer, a second magnetic recording layer made of a granular material, and a third magnetic recording layer made of a non-granular material.08-06-2009
20090244770MANUFACTURING METHOD OF MAGNETIC RECORDING MEDIUM, THE MAGNETIC RECORDING MEDIUM, AND MAGNETIC RECORDING APPARATUS - Aspects of the present embodiments are related to manufacturing methods of magnetic recording media. The manufacturing method of a magnetic recording medium includes a step of stacking a soft magnetic backing layer, an intermediate layer, a first recording layer having a perpendicular magnetic anisotropy, an exchange coupling force control layer including ruthenium, and a second recording layer having a perpendicular magnetic anisotropy on a substrate in order. A gas pressure of a process gas when the exchange coupling force control layer is being formed is higher than the gas pressure of the process gas when being normally used.10-01-2009
20090244771MAGNETIC RECORDING MEDIUM AND MAGNETIC RECORDING DEVICE - A disclosed magnetic recording medium includes a substrate; a soft magnetic backing layer disposed on the substrate; an intermediate layer disposed on the soft magnetic backing layer; a first recording layer disposed on the intermediate layer and having perpendicular magnetic anisotropy; an exchange-coupling-energy control layer disposed on the first recording layer and made of a granular material in which oxide is added to metal including ruthenium; and a second recording layer disposed on the exchange-coupling-energy control layer, having perpendicular magnetic anisotropy, and ferromagnetically coupled with the first recording layer via the exchange-coupling-energy control layer.10-01-2009
20100007988MAGNETIC RECORDING MEDIUM AND INFORMATION STORAGE APPARATUS - A magnetic recording medium includes a nonmagnetic granular layer that has a granular structure in which a plurality of nonmagnetic grains made of a nonmagnetic material are separated from one another by a Cr oxide. The magnetic recording medium further includes a magnetic granular layer that is formed on the nonmagnetic granular layer and has a granular structure in which a plurality of magnetic grains made of a magnetic material are separated from one another by a nonmagnetic material.01-14-2010

Patent applications by Ryo Kurita, Kawasaki JP

Takayoshi Kurita, Kawasaki JP

Patent application numberDescriptionPublished
20080244719AUTHENTICATION PROCESSING METHOD AND SYSTEM - A plurality of authentication servers belonging to different domains are connected to achieve a Single Sign-On using two cookies in two management systems.10-02-2008

Toshihiko Kurita, Kawasaki JP

Patent application numberDescriptionPublished
20080215715Recording medium storing information distribution program, information distribution apparatus, and information distribution method - Information may be distributed to a plurality of communication devices connected to a network by creating a distribution route including a plurality of levels by assigning a plurality of following level stations (0-level to n-level stations) to the distribution route, distributing information from one of the communication devices as an m-level station in a lower level to one of the communication devices as an (m+1)-level station in a level lower than the lower level in which the m-level station is present using the distribution route, monitoring a distribution status of the information distributed, and changing the distribution route based on the distribution status.09-04-2008
20090016360STORAGE MEDIA STORING A NETWORK RELAY CONTROL PROGRAM, APPARATUS, AND METHOD - A judging unit in a network relay apparatus for communicating between first and second networks determines whether a first address in the first network and a second address in the second network overlap. If so, a determining unit finds a third address range and a fourth address range to avoid the overlap. The third address range is a private address range used by a communication device within the first network to identify a communication device within the second network, and the fourth address range is a private address range used by a communication device within the second network to identify a communication device within the first network.01-15-2009
20100088416NETWORK CONNECTION CONTROL TECHNIQUE, NETWORK CONNECTION TECHNIQUE AND AUTHENTICATION APPARATUS - A network connection method includes: generating the same address as an address that is other than address currently used by the user terminal and is generated by the authentication apparatus, as a reconnection address, and storing the reconnection address that is valid for a predetermined valid period into a reconnection address storage device; and when a present time is within the predetermined valid period after the connection with the first network is disconnected, reconnecting to the first network by using the reconnection address stored in the reconnection address storage device without the authentication by the authentication apparatus.04-08-2010
20100142545NETWORK APPARATUS, EDGE ROUTER, AND PACKET COMMUNICATION SYSTEM - A network apparatus includes: a slot table for storing a record including an identifier of a time slot witch is assigned to packet transmission from a particular transmission source to a particular transmission destination, and respective identifiers of an input interface and an output interface which are used for the packet transmission; and means for, upon receiving a first control packet which includes an identifier of a particular time slot and indicates a start of the particular time slot, specifying the input interface and the output interface corresponding to the particular time slot from the slot table, and for sending out one or more packets from the specified input interface to the specified output interface during a period until receiving a second control packet which includes the identifier of the particular time slot and indicates an end of the particular time slot.06-10-2010
20110103398TIME SLOT ALLOCATION METHOD AND APPARATUS - This method includes: judging, for each certain combination of the source and destination nodes, for which the number of time slots to be allocated is equal to or greater than 1, whether or not certain time slots exist that are capable of forming a route from the source node to the destination node by unused links; for each certain combination judged, at the judging, that the certain time slots exist that are capable of forming the route by the unused links, identifying, for each certain time slot, a shortest route among routes formed by the unused links, calculating an evaluation value from the number of hops in the shorted route, an allocated priority associated with a corresponding certain combination and the number of used links in the corresponding certain time slot; and identifying a maximum evaluation value among the evaluation values.05-05-2011

Patent applications by Toshihiko Kurita, Kawasaki JP

Yoichiro Kurita, Kawasaki JP

Patent application numberDescriptionPublished
20080265390SEMICONDUCTOR DEVICE - A method of manufacturing a semiconductor device including a PMOS transistor and a NMOS transistor is described. The method facilitates obtaining a FUSI phase of a suitable composition for the NMOS transistor and the PMOS transistor respectively, with fewer mask layers and through a fewer number of manufacturing steps.10-30-2008
20080296779SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - Aimed at providing a semiconductor device improved in reliability of bonding and yield of products, even when semiconductor chips having through electrodes are used, the semiconductor device of the present invention has a substrate; a stack placed on the substrate, and composed of a plurality of semiconductor chips (first semiconductor chip and second semiconductor chip), each having through electrodes, stacked while placing bumps connected to the through electrodes in between; and a reinforcing chip (semiconductor chip) provided on the stack specifically on the surface thereof opposite to the substrate-side surface, or between the substrate and the stack, wherein thickness of the reinforcing chip is larger than the thickest semiconductor chip out of the plurality of semiconductor chips.12-04-2008

Patent applications by Yoichiro Kurita, Kawasaki JP