Kuramochi, Tokyo
Hiroshi Kuramochi, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20080269218 | Novel Hsp90 Inhibitor - Disclosed is a triazole derivative represented by the general formula (1) below or a pharmacologically acceptable salt thereof. Also disclosed are a prodrug of such a triazole derivative and an HSP90 inhibitor containing any one of them as an active constituent. (1) (In the formula, X represents a halogen atom, an optionally substituted alkyl group, an optionally substituted alkenyl group or the like; Y represents a mercapto group, a hydroxyl group, an optionally substituted sulfonyl group, an optionally substituted amino group or the like; and R represents an optionally substituted aryl or amino group or the like.) | 10-30-2008 |
Keiichi Kuramochi, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20150336195 | MOLTEN METAL DISCHARGING DEVICE AND METHOD FOR DISCHARGING MOLTEN METAL - A molten metal discharging device according to the present invention that discharges a molten metal and bonds components with the molten metal discharged includes: a syringe having a tube shape that houses the molten metal therein; a shaft that slides inside the syringe to press the molten metal; a heater (syringe heat insulating heater) that is provided around the syringe and heats the molten metal to maintain a molten state; and the syringe including a shaft sliding portion in which the shaft slides and a nozzle that has an inner diameter smaller than that of the shaft sliding portion and discharges the molten metal from an opening at a tip thereof, a rotation mechanism that rotates the syringe, a rotation center of the rotation being an extending direction of the nozzle, a coating that repels the molten metal being applied to an interior wall of the nozzle. | 11-26-2015 |
Kiyoshi Kuramochi, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20090061084 | VAPOR DEPOSITION SYSTEM AND VAPOR DEPOSITION METHOD - In a vapor deposition method of forming a film of an organic compound on a substrate, a material containing portion filled with a vapor deposition material is heated, to thereby evaporate or sublimate the vapor deposition material and discharge the vapor deposition material to a film formation space of a vacuum chamber through a plurality of pipings connected to the material containing portion, and a piping having a smaller conductance among the pipings having different conductances is provided with a flow rate adjusting mechanism for controlling an amount of the vapor deposition material released into the vacuum chamber, whereby a film formation speed can be adjusted finely. | 03-05-2009 |
Makoto Kuramochi, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20090190710 | FAST REACTOR HAVING REACTIVITY CONTROL REFLECTOR - A fast reactor having a reactivity control reflector has a reactor vessel in which a coolant is accommodated, a reactor core which is installed in the reactor vessel and dipped with the coolant, and a reflector installed outside of the reactor core so as to be movable in a vertical direction for controlling the reactivity of the reactor core. The reflector of the fast reactor has a lower neutron reflecting portion having a neutron reflection capability higher than that of the coolant and an upper cavity portion located above the neutron reflecting portion and having a neutron reflection capability lower than that of the coolant. The cavity portion is composed of a plurality of cylindrical hermetically-sealed vessels. | 07-30-2009 |
Nobuhiko Kuramochi, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20090174652 | Information processing system, entertainment system, and information processing system input accepting method - A technique is provided related to an input interface wherein entertainment is enhanced by an information processing system that includes means for producing a computer image that prompts a player to virtually touch a plurality of touch points; means for accepting input of a video image of the player captured by image pickup means; display control means for causing a display device to display and superimpose the video image and the computer image on each other; means for analyzing the video image during display of the computer image to detect virtual touches of any of the plurality of touch points; and means for executing predetermined processing when the detecting means detects virtual touches that are performed on a predetermined number of touch points in a predetermined order. | 07-09-2009 |
Nobuichi Kuramochi, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20130197684 | PARAMETER DETERMINATION SUPPORT METHOD, PARAMETER DETERMINATION SUPPORT PROGRAM, AND PARAMETER DETERMINATION SUPPORT SYSTEM - According to one embodiment, a parameter determination support method includes extracting a first and second parameters that are interaction factors from parameters used in manufacturing of a product, and creating an experimental design, the first parameter being assigned to a signal factor in a dynamic characteristic and the second parameter and another parameter being assigned to control factors in the experimental design. The method further includes setting a characteristic curve expressing a relationship between the signal factor and the characteristic in regard to an experimental result based on the experimental design, and determining a value of the first parameter, a value of the second parameter, and a value of the other parameter satisfying the characteristic of the objective and minimizing a manufacturing variation of the product out of values of the first, the second, and the other parameters as optimum values in accordance with the characteristic curve. | 08-01-2013 |
Shouhei Kuramochi, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20110096132 | INK JET RECORDING DEVICE AND INK JET RECORDING METHOD - Provided are an inkjet recording device and an inkjet recording method for providing an image wherein concentration nonunifomiity is reduced with less ink bleed between inks of different colors, in high speed multicolor printing of single path system. In the device and the method, a conditional expression of 0.6≦R/R0≦0.9 is satisfied, where, R is a dot radius of a second ink jetted on a first ink which is jetted on the recording medium and semi-cured by a beam applied, and R0 is a dot radius of the second ink directly jetted on the recording medium. | 04-28-2011 |
Taichi Kuramochi, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20150315278 | Anti-Glypican-3 Antibody Having Improved Kinetics in Plasma - A method of modulating the plasma half-life of anti-glypican 3 antibody, a pharmaceutical composition comprising as an active ingredient the anti-glypican 3 antibody that has a plasma half-life that has been modulated, a method of preparing the anti-glypican 3 antibody and a pharmaceutical composition comprising the anti-glypican 3 antibody as an active ingredient are provided. Disclosed is a method of modulating the plasma half-life of anti-glypican 3 antibody by modifying an amino acid residue that is exposed on the surface of the anti-glypican 3 antibody; and anti-glypican 3 antibody that has a plasma half-life that has been modulated by amino acid residue modification, a pharmaceutical composition comprising as an active ingredient the anti-glypican 3 antibody, and a method of preparing the anti-glypican 3 antibody and producing a pharmaceutical composition comprising the anti-glypican 3 antibody as an active ingredient. | 11-05-2015 |
Takahiro Kuramochi, Tokyo JP
Takashi Kuramochi, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20120013375 | FREQUENCY SYNTHESIZER DEVICE AND MODULATION FREQUENCY DISPLACEMENT ADJUSTMENT METHOD - A frequency synthesizer device that includes two modulation paths and suitably adjusts the amplitude of a control voltage that is outputted from a digital-to-analog converter (DAC) to a voltage-controlled oscillator. The frequency synthesizer device is provided with a voltage-controlled oscillator, a programmable frequency divider, a frequency phase comparator, a DAC, a switch and a modulation frequency displacement correction circuit. The voltage-controlled oscillator oscillates at an oscillation frequency depending on an input voltage. The programmable frequency divider frequency-divides a signal from the voltage-controlled oscillator. The frequency phase comparator outputs a phase difference between the frequency-divided signal and a reference clock. The DAC outputs an adjustment voltage. The switch connects the voltage-controlled oscillator to a reference voltage power source at a time of correction of the adjustment voltage. The modulation frequency displacement correction circuit specifies adjustment data that corresponds to the adjustment voltage corresponding to the target frequency displacement. | 01-19-2012 |
Takeshi Kuramochi, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20110083456 | REFRIGERATION CYCLE DEVICE AND METHOD OF CONTROLLING THE SAME - A refrigeration cycle device | 04-14-2011 |
20110232311 | MULTI-ROOM AIR CONDITIONING APPARATUS - If an operation command is received from any of the indoor units when the initialization of the corresponding electronic expansion valves is not completed. First, initialization is performed on the electronic expansion valve corresponding to the indoor unit which has issued an operation command. When the initialization has been performed on the electronic expansion valves corresponding to all of the indoor units which have issued an operation command, the flow proceeds to a processing step for a compressor. Then, the electronic expansion valves which have been initialized are adjusted to a predetermined operational opening degree. After this step is completed, the electronic expansion vales corresponding indoor units which have issued no operation command and whose initialization has not been completed are initialized and adjusted to a predetermined opening degree. This leads to a reduced loss of time until the compressor is activated after the electronic expansion valves are initialized. | 09-29-2011 |
20130305764 | AIR-CONDITIONING APPARATUS - In an air-conditioning apparatus equipped with an outdoor unit having outdoor devices including a compressor that compresses a refrigerant, a flow switching valve that switches the flowing direction of the refrigerant, an outdoor heat exchanger that exchanges heat between the refrigerant and outdoor air, a first expansion valve that reduces the pressure of the refrigerant, an excess-refrigerant container that retains an excess refrigerant of the refrigerant, and a second expansion valve that reduces the pressure of the refrigerant; and an indoor unit having an indoor heat exchanger that exchanges heat between the refrigerant and indoor air, the air-conditioning apparatus includes an outdoor-heat-exchanger refrigerant injection port provided in a refrigerant pipe that is directly connected to the outdoor heat exchanger, and an excess-refrigerant-container refrigerant injection port provided in a refrigerant pipe that is directly connected to the excess-refrigerant container. | 11-21-2013 |
Taro Kuramochi, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20110115469 | OPTICAL FIBER ELECTRIC CURRENT SENSOR, ELECTRIC CURRENT MEASUREMENT METHOD, AND FAULT ZONE DETECTION APPARATUS - An optical fiber electric current sensor includes a polarization-splitter ( | 05-19-2011 |
Yasuhide Kuramochi, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20080218393 | A-D CONVERTER AND A-D CONVERT METHOD - There is provided an A/D converter that outputs a digital output signal obtained by digitalizing an analog input signal. The A/D converter includes a bit selecting section that selects a conversion object bit from a high-order bit to a low-order bit of the digital output signal in order, a threshold-value controlling section that determines a threshold data expressing a boundary value between zero and one of the conversion object bit, a D/A converting section that digital-to-analog converts the threshold data and generates an analog threshold value, a comparing section that compares, at a plurality of different timings in a conversion time interval determining a value of the conversion object bit, the analog input signal and the analog threshold value and outputs a plurality of comparison results at the timings, and a bit determining section that determines the value of the conversion object bit. | 09-11-2008 |
20090121907 | D-A CONVERT APPARATUS AND A-D CONVERT APPARATUS - Provided is a D-A conversion apparatus that outputs an analog output voltage according to digital input data, which includes a capacitance array main D-A converter that supplies a main voltage according to the input data to an output terminal of the D-A conversion apparatus, a correction data output section that outputs correction data according to the input data, a capacitance array correction D-A converter that outputs a correction voltage according to the correction data, and a voltage dividing capacitor connected serially between an output end of the correction D-A converter and an output end of the main D-A converter. | 05-14-2009 |
20090121911 | COMPARATOR AND A-D CONVERTER - A comparator is provided that outputs a comparison result obtained by comparing two signals. The comparator includes a positive buffer that converts a positive comparison signal, which has a level according to a difference between the two signals, into a positive logic signal that indicates a logic level; a negative buffer that converts a negative comparison signal, which has a level that is inverted in relation to the positive comparison signal, into a negative logic signal that indicates a logic level that is inverted in relation to the positive logic signal; a latch core that, at a timing at which a latch period in which the comparison result is held begins, acquires the logic level of the positive logic signal and the logic level of the negative logic signal and holds the acquired logic levels; and a potential control section that, prior to a timing at which the latch period ends, sets an output end of the positive buffer to have a potential that is identical to that of an output end of the negative buffer. | 05-14-2009 |
20100013690 | A-D CONVERT APPARATUS - Provided is a successive approximation AD conversion apparatus that outputs digital output data corresponding to an analog input signal, including a bit selecting section that selects a conversion target bit sequentially from a highest bit of the output data; a data control section that outputs comparison data determining a value of the conversion target bit, each time a conversion target bit is selected; a DA conversing section that outputs an analog comparison signal corresponding to the comparison data; a comparing section that outputs a comparison result between the input signal and the comparison signal, upon the output of the comparison signal by the DA converting section, and that is reset after outputting the comparison result; a completion detecting section that, upon detecting that the comparing section has output the comparison result, outputs a completion signal causing the bit selecting section to select a next conversion target bit, prior to the comparing section being reset; and an output section that outputs output data in which a value of each bit is based on the comparison result by the comparing section. | 01-21-2010 |
20100013693 | A-D CONVERT APPARATUS - Provided is an AD conversion apparatus including a bit selecting section that sequentially selects conversion target bits of the output data, from an upper bit downward; a data control section that outputs comparison data determining a value of the conversion target bit, each time a conversion target bit is selected; a DA converting section that outputs an analog comparison signal corresponding to the comparison data; a timing generating section that outputs a comparison control signal ordering comparison initiation; a changing section that changes a timing of the comparison control signal according to a bit position of the conversion target bit, such that the timing of the comparison initiation indicated by the comparison control signal is later for higher conversion target bits; a comparing section that begins comparing the input signal to the comparison signal at the comparison initiation timing indicated by the comparison control signal having the timing changed by the changing section; and a completion detecting section that outputs a completion signal causing the bit selecting section to select a next conversion target bit, after the comparing section has output the comparison result. | 01-21-2010 |