Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Kopel

Andrew J. Kopel, Stanchfield, MN US

Patent application numberDescriptionPublished
20100294855PAINT SPRAYER WITH FRAME STEP - This invention allows a painter to use a sprayer 11-25-2010

Andrew J. Kopel, Starchfield, MN US

Patent application numberDescriptionPublished
20110236121LOCKING MODULE FOR SPRAYERS - A writing instrument comprising: (a) a body having opposing first and second ends, (b) a first marking element extending from the first end, (c) a second marking element extending from the second end, and (d) at least one sheet dispenser coupled to the body between the first and second ends.09-29-2011

Dan Kopel, Beers-Sheva IL

Patent application numberDescriptionPublished
20120070365PROCESS AND APPARATUS FOR PREPARING MOLECULAR BROMINE - A process for preparing gaseous elemental bromine and transferring it to a site of its intended use, comprising feeding a bromide (Br—) source, an oxidant and an acid into a reaction vessel to form an acidic aqueous reaction mixture, oxidizing the bromide at a temperature in the range between 59 C and the boiling point of said reaction mixture, thereby forming elemental bromine in a gaseous state, passing a stream of air through the reaction vessel and transferring metered amounts of the resultant mixture of air and bromine vapors to said site of use. The invention also provides an apparatus for carrying out the process.03-22-2012

Doron Kopel, Zichron Yaacov IL

Patent application numberDescriptionPublished
20100186613Printers - A printer assembly (07-29-2010

Kristopher Kopel, Boise, ID US

Patent application numberDescriptionPublished
20080270854SYSTEM AND METHOD FOR RUNNING TEST AND REDUNDANCY ANALYSIS IN PARALLEL - A memory redundancy analyzing apparatus having a tester, a queue, and a redundancy analyzer is provided. The tester includes testing portions for different types of fails, and each of the testing portions performs multiple tests on the memory locations and outputs fail information for at least a part of the memory device. The queue stores the fail information. The redundancy analyzer processes the fails using the fail information and produces a plurality of repair solutions. The types of fails include must fails and sparse fails. The fail information is transmitted to the queue, and the fail information includes at least a part of the fail information for the entire memory device. The tester can operate asynchronously from the redundancy analyzer.10-30-2008
20090265588SYSTEM AND METHOD FOR RUNNING TEST AND REDUNDANCY ANALYSIS IN PARALLEL - A memory redundancy analyzing apparatus having a tester, a queue, and a redundancy analyzer is provided. The tester includes testing portions for different types of fails, and each of the testing portions performs multiple tests on the memory locations and outputs fail information for at least a part of the memory device. The queue stores the fail information. The redundancy analyzer processes the fails using the fail information and produces a plurality of repair solutions. The types of fails include must fails and sparse fails. The fail information is transmitted to the queue, and the fail information includes at least a part of the fail information for the entire memory device. The tester can operate asynchronously from the redundancy analyzer.10-22-2009