Konno, Kawasaki
Hirofumi Konno, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20100229050 | APPARATUS HAVING FIRST BUS AND SECOND BUS CONNECTABLE TO I/O DEVICE, INFORMATION PROCESSING APPARATUS AND METHOD OF CONTROLLING APPARATUS - An apparatus connected to a first and second buses, the apparatus having a first controller that transforms first form data into second form data, transforms second form data into first form data, and outputs the transformed data, a second controller that transforms first form data into second form data, transforms second form data into first form data, and outputs the transformed data, a first distributing unit connected to the first and second controllers, the first distributing unit distributing first form data to the first and second controllers, respectively, a first selector that selects one of the second form data, and outputs the selected data, a second distributing unit connected to the first and the second controllers, the second distributing unit distributing second form data to the first and second controllers, respectively, and a second selector that selects one of the first form data, and outputs the selected data | 09-09-2010 |
Katsuhiko Konno, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20100332917 | Control apparatus - A control apparatus controls a device to which the control apparatus is connected. The control apparatus includes a storing unit and a linking unit. The storing unit stores an error message that contains information on a failed component in a storage device upon receiving the error message from the device. The linking unit stores the error message and information on a replacement component, which has been installed in the device in place of the failed component, in the storage device in association with each other upon receiving the information on the replacement component. | 12-30-2010 |
Masahiko Konno, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20090245483 | INFORMATION PROCESSING TERMINAL DEVICE AND METHOD FOR NOTIFYING MISSED CALL OR UNREAD E-MAIL - An information processing terminal device includes a state monitoring unit that monitors whether or not there exits an unread e-mail or a missed call, a light order control unit that makes an emitting unit emit a color corresponding to each sender in a given order when the unread e-mail or the missed call is detected, where a light order control unit determines a light order of the colors according to a receiving order of the unread e-mail or an incoming order of the missed call. | 10-01-2009 |
Satoshi Konno, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20110040943 | DATA MIGRATION METHOD - A storage apparatus for controlling a storage unit includes a cache memory for temporarily storing data to be stored in the storage unit, and a processor for executing a process including receiving unit data which is divided from data to be migrated, calculating first checksum data from the received unit data, storing the unit data and the first checksum data to the cache memory, reading out the stored unit data and the first checksum data from the cache memory, calculating second checksum data from the read out unit data, storing the unit data to the storage unit, and determining whether data migration has been performed properly by comparing the first checksum data to the second checksum data. | 02-17-2011 |
Takayuki Konno, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20090310078 | ACTIVE MATRIX SUBTRATE AND LIQUID CRYSTAL DISPLAY DEVICE WITH THE SAME - Disclosed is a liquid crystal display device that includes a TFT substrate. A plurality of gate lines and a plurality of common lines extend in a first direction on the TFT substrate. Drain lines extend in a second direction substantially perpendicularly to these lines. Bus lines are located outside a display area and are extending parallel to the drain lines. Common line terminals are provided on either side of each block that is constituted by a predetermined number of gate terminals. The common line terminals and the lead lines therefor are formed on the same layer as the drain lines and are connected to the bus lines on the same layer without any contacts being used. Resistance along the routes taken by common lines can be reduced. | 12-17-2009 |
Yoshito Konno, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20090242124 | METHOD AND APPARATUS FOR PEELING ELECTRONIC COMPONENT - A method of peeling an electronic component. The method includes a step of, when the electronic component is adhered onto a first main surface of a tape member, bringing a bellowphragm into contact with a second main surface, which is the other main surface of the tape member; and a step of, after the bellowphragm is brought into contact with the second main face, deforming the bellowphragm and the tape member by supplying a fluid to the bellowphragm to thereby peel the electronic component from the tape member. | 10-01-2009 |
20100117084 | METHOD FOR SORTING AND ACQUIRING SEMICONDUCTOR ELEMENT, METHOD FOR PRODUCING SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICE - A method for sorting and acquiring a semiconductor element, including: disposing a plurality of semiconductor elements in an effective section in a semiconductor substrate; disposing a standard semiconductor element outside of the effective section in the semiconductor substrate; forming a bump in each of the plurality of the semiconductor elements and in the standard semiconductor element; performing a test on the plurality of the semiconductor elements in the effective section; forming a location map using the standard semiconductor element as a base point; and picking up the semiconductor elements determined as non-defective in the test from the plurality of the semiconductor elements based on the location map. | 05-13-2010 |
20120312482 | METHOD AND APPARATUS FOR PEELING ELECTRONIC COMPONENT - A method of peeling an electronic component. The method includes a step of, when the electronic component is adhered onto a first main surface of a tape member, bringing a bellowphragm into contact with a second main surface, which is the other main surface of the tape member; and a step of, after the bellowphragm is brought into contact with the second main face, deforming the bellowphragm and the tape member by supplying a fluid to the bellowphragm to thereby peel the electronic component from the tape member. | 12-13-2012 |
Yuuji Konno, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20100223488 | STORAGE APPARATUS AND METHOD OF CONTROLLING STORAGE APPARATUS - A storage apparatus includes: a plurality of storage sections each of which corresponds to each of a plurality of addresses; a read pointer register that outputs a read pointer indicating an address of a storage section from which data is read; a write pointer register that outputs a write pointer indicating an address of a storage section to which data is written; a control circuit that receives first clock signals of a first frequency and second clock signals of a second frequency that is different from the first frequency, determines selection signals indicating either the first clock signals or the second clock signals on the basis of the read pointer or the write pointer for each of the plurality of storage sections, and outputs the selection signals; and selection circuits selects signals indicated by the selection signals, and outputs the selected signals. | 09-02-2010 |
20110004740 | DATA TRANSFER APPARATUS, INFORMATION PROCESSING APPARATUS AND METHOD OF SETTING DATA TRANSFER RATE - A method of setting transfer rate for information processing apparatus having a plurality of processing apparatus including a processor outputting data and connected by one or a plurality of data transfer apparatuses for transferring the data outputted from the processor, the method includes obtaining a dividing information indicating a manner of dividing the information processing apparatus into a plurality of partitions including at least one of the plurality of processing apparatuses, and setting a transfer rate of each partition for broadcasting data to all of the processors included in the plurality of processing apparatuses in each partition based on the obtained dividing information. | 01-06-2011 |