Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Koester, US

Danny L. Koester, Elkhart, IN US

Patent application numberDescriptionPublished
20120055790Gas Sensor Assembly with Interior Heat Dissipation, Sealing, and Support Plug - A gas sensor assembly including a substrate located in a housing. The substrate includes a high temperature gas sensor end and a lower temperature electronics end. A heat transfer, sealing, and support plug is mounted in the housing to the substrate. The plug seals the sensor end from the electronics end and transfers the heat generated at the high temperature sensor end successively through the substrate, the thermally conductive plug, the housing, and into the outside air. In one embodiment, the housing includes a collar which surrounds a portion of the substrate and is coupled to and supported on one end of the plug and a jacket which surrounds the electronics end of the substrate and includes a neck coupled to and supported on an opposite end of the plug.03-08-2012

Danny P. Koester US

Patent application numberDescriptionPublished
20110144454Automated interactive drug testing system - An automated interactive drug testing system designed for testing for substance abuse that provides an immediate test result by visual analysis. The system includes at least one remote device and a central computer. Each remote device as well as the central computer include means for receiving a video feed over a network connection such that a testing subject located at a remote device can use its video camera to bi-directionally communicate with a person located at the central computer. In application, the testing subject faces the video camera so that the operator at the central computer can witness the testing and testing results. Preferably, the testing can include an eye scan and a saliva swab drug test. It is important for purposes of testing integrity, that during the entire testing process, the test specimen is never removed from view of the camera and the operator stationed at the central computer such that the operator at the central computer can view the testing samples to determine whether the test is negative or non-negative.06-16-2011

David Koester, Burlington, NC US

Patent application numberDescriptionPublished
20090205696Thermoelectric Heat Pumps Providing Active Thermal Barriers and Related Devices and Methods - An electronic device may include a heat generating component and a surface adjacent the heat generating component. A temperature of the heat generating component may be greater than a temperature of the surface adjacent the heat generating component during operation of the electronic device. A thermoelectric heat pump between the surface and the heat generating component may be configured to pump heat from a cold side of the thermoelectric heat pump adjacent the surface toward the heat generating component. Related methods are also discussed.08-20-2009

David A. Koester, Burlington, NC US

Patent application numberDescriptionPublished
20090072385Electronic Assemblies Providing Active Side Heat Pumping and Related Methods and Structures - An electronic assembly may include a packaging substrate, an integrated circuit (IC) semiconductor chip, a plurality of metal interconnection structures, and a thermoelectric heat pump. The integrated circuit (IC) semiconductor chip may have an active side including input/output pads thereon and a back side opposite the active side, and the IC semiconductor chip may be arranged with the active side facing the first surface of the packaging substrate. The plurality of metal interconnection structures may be between the active side of the IC semiconductor chip and the first surface of the packaging substrate, and the plurality of metal interconnection structures may provide mechanical connection between the active side of the IC semiconductor chip and the first surface of the packaging substrate. The thermoelectric heat pump may be coupled to the packaging substrate with the thermoelectric heat pump being configured to actively pump heat between the IC semiconductor chip and the packaging substrate. Related methods and structures are also discussed.03-19-2009

Patent applications by David A. Koester, Burlington, NC US

David J. Koester, Gladbrook, IA US

Patent application numberDescriptionPublished
20090020167Rotary Actuator Lever with Locking Device - A fluid control device or a device for coupling a rotary valve actuator to a rotary valve shaft comprises a housing, a lever, a threaded collet, and first and second stops carried by the housing. The lever comprises a cylindrical member containing the threaded collet. During operation, the first and second stops limit the rotation of the lever between first and second positions, thereby limiting rotation of the valve shaft. During assembly, the device further comprises a third stop that is removably carried by the housing. The third stop engages the lever in the first position simultaneously with the first stop, for example, thereby locking the lever against rotation. With the lever locked, a technician may apply generally any amount of torque to a draw nut disposed on the collet to tighten and/or loosen the collet onto the rotary valve shaft without rotating the lever.01-22-2009

Patent applications by David J. Koester, Gladbrook, IA US

David Joseph Koester, Lafayette, IN US

Patent application numberDescriptionPublished
20110257900METHODS AND APPARATUS FOR DIAGNOSING FAULTS OF A VEHICLE - A rubber cleat is instrumented with two triaxial accelerometers to measure the multi-directional response of the cleat due to the forces within the tire footprint of a ground vehicle. The cleat data is used to detect faults in the front and rear suspension in addition to the wheel tire despite variability in the data. This offboard diagnostic technique is proposed to enable condition-based maintenance.10-20-2011
20110314915DAMAGE DETECTION USING LASER VIBROMETRY - Methods and apparatus for exciting a structure and determining its structural integrity. In particular, methods of nonlinear analysis are used to compare first and second response datasets, each dataset resulting from a different excitation amplitude that the other dataset.12-29-2011

George H. Koester, Jacksonville, FL US

Patent application numberDescriptionPublished
20090002997LED reflector lamp - A lamp having a reflective surface, a pedestal positioned within the interior defined by the reflective surface, and one or more light emitting diodes (LED's) mounted onto one or more occluding faces on the pedestal, such that each occluding face blocks light emitted from the LED's from a portion of the reflective surface. The occluding faces are oriented parallel to or at an acute angle to the central axis of the reflective surface.01-01-2009
20090091936Focal point projection light signal comprising a beam concentrator - An improved focal point projection light signal device having a single point light source, a Fresnel lens, and a reflective beam concentrator having a spherical reflective surface located to the rear of the light source. The single point light source is positioned at the focal point of the Fresnel lens such that light emitted toward the Fresnel lens is refracted into a concentrated beam pattern that is projected from the front of the lens. The reflective surface of the beam concentrator is spherically concave and is positioned such that light emitted to the rear of the light bulb is reflected back through the lens focal point and out through the Fresnel lens. The overall diameter of the reflective beam concentrator is significantly smaller than the diameter of the Fresnel lens such that reflection of extraneous light sources that may produce phantom signal indications is minimized.04-09-2009

John H. Koester, St. Michael, MN US

Patent application numberDescriptionPublished
20080260993Moisture drainage product having limited bearing surface, wall system incorporating such and method therefore - A moisture drainage product and a wall system utilizing such product adapted to allow drainage of moisture from a wall of a structure and a method of draining moisture from a wall structure. A sheet of material forms a plurality of ridges and grooves on opposite sides of the sheet of material. The plurality of ridges and grooves forms a moisture drainage product having a bearing surface of not more than twenty (20%) of the surface area of the product. A sheet of water permeable material is affixed to one side of the sheet of material.10-23-2008
20100043307Weep Screed with Weep Screed Deflector and Method of Using Same - Device, system and method for weeping and diverting moisture in a wall structure. A weep screed has an elongate screed support portion and an elongate screed angled portion laterally attached to the screed support portion and forming an acute angle with respect to the screed support portion. The weep screed has holes formed to allow the passage of water. The weep screed deflector has an elongate deflector support portion and an elongate deflector angled portion laterally attached to the deflector support portion and forming an obtuse angle with respect to the deflector support portion. The weep screed deflector is positioned with the screed support portion laterally proximate the deflector support portion and with the deflector angled portion below the screed angled portion, such that water which passes through the holes is deflected, at least in part, by the deflector angled portion.02-25-2010
20100043326Wall Structure with Moisture Diverter and Method of Making Same - System and method for making a wall structure which diverts moisture from an opening. The wall structure has a structural member with a horizontal opening. A moisture diverter is secured to the structural member above the opening, the moisture diverter having a first end and a second end and a length, with the diverter length greater than the horizontal opening distance and the first end positioned relatively higher than the second end. The moisture diverter is laterally positioned at least partially over the horizontal opening. The moisture diverter has a first planar portion and a second planar portion attached to the first planar portion, forming an acute angle. A moisture barrier is secured to the structural member, at least in part, within a volume defined by the first planar portion and the second planar portion. A facade member is secured to the structural member distal of the moisture barrier.02-25-2010

Patent applications by John H. Koester, St. Michael, MN US

Kurt J. Koester, Los Angeles, CA US

Patent application numberDescriptionPublished
20110139484Hermetic Electrical Feedthrough - A method for fabricating a hermetic electrical feedthrough includes engraving a circuitous groove into a surface of an electrically conductive monolithic slab so that the interior of the circuitous groove forms a pin. A dielectric material is formed in the circuitous groove. The pin is then electrically isolated from the surrounding material and provides electrical access through the hermetic feedthrough.06-16-2011
20120012374ELECTRICAL FEEDTHROUGH ASSEMBLY - An electrical feedthrough includes a ceramic body and a ribbon via extending through the ceramic body, an interface between the ribbon via and the ceramic body being sealed using partial transient liquid phase bonding. The ribbon via extends out of the ceramic body and makes an electrical connection with an external device.01-19-2012
20120016444Implantable Hermetic Feedthrough - An implantable hermetic system includes a hermetic case and a hermetic feedthrough sealed into an aperture in the case. The hermetic feedthrough includes vias which form electrically conductive paths through the hermetic feedthrough. A header that includes integral interconnection contacts is attached to the case. The vias are electrically joined to the interconnection contacts.01-19-2012

Kurt J. Koester, Valencia, CA US

Patent application numberDescriptionPublished
20120035615Composite Stylet - A composite stylet for facilitating insertion of an implantable electrode array into either a left or right cochlea comprises a composite having a glass transition temperature between room temperature and body temperature. While relatively stiff and straight at room temperature, the composite stylet is slidably inserted into a longitudinal lumen of the electrode array. The electrode array is then inserted into the cochlea. As the composite stylet within the electrode array warms to body temperature, it becomes compliant, allowing the electrode array to assume a spiral shape. The proximal end of the composite stylet, which is not inserted into the body, retains its stiffness to aid the implanter in inserting the electrode array.02-09-2012

Ludger Lk. Koester, Aurora, IL US

Patent application numberDescriptionPublished
20090025453Apparatus and Method of Smoke Detection - An aspirated smoke detector includes an ambient air flow separation element in combination with a smoke sensing chamber. The flow separation element can be an active or a passive element. Separated ambient, carrying relative small particles can flow into the sensing chamber. Ambient carrying relatively larger particulate matter is excluded from the sensing chamber.01-29-2009

Marc Koester, Buffalo, NY US

Patent application numberDescriptionPublished
20090096125Injection molding of thermoplastic polymethylmethacrylate pellets - Injection molding of thermoplastic polymethylmethacrylate pellets and decorative crosslinked polymethylmethacrylate particles employs an injection nozzle which has a size smaller than at least a portion of the polymethacrylate particles.04-16-2009
20110143036PROCESS FOR PREPARING DECORATIVE SURFACE APPEARANCE IN ACRYLIC MATERIAL EMPLOYING ANISOTROPIC PARTICLES - A decorative surface appearance in an acrylic material is obtained by applying a flowable crosslinkable acrylic material containing anisotropic particles having an aspect ratio of 3 to a shrinkable support followed by crosslinking to form a solid article.06-16-2011

Michael J. Koester, Hollister, CA US

Patent application numberDescriptionPublished
20100174865DYNAMIC DATA SECURITY ERASURE - One aspect of the present invention includes an operation to efficiently erase data from a storage device with the use of a multiple-write secure erasure technique. One embodiment includes a hardware command that sends an I/O operation to the control unit to erase a set of selected tracks (“dirty tracks”) from a storage device, and replace the set of dirty tracks within the storage device with unallocated but available tracks retrieved from an available storage pool. After allocating the previously unallocated tracks to the available storage in the storage device, the operation performs the secure erasure of the dirty tracks in the background with a secure erasure algorithm. Once the secure erasure algorithm has fully erased the dirty tracks, the tracks are then added back to the available storage pool for subsequent use within the storage system.07-08-2010

Michael John Koester, Hollister, CA US

Patent application numberDescriptionPublished
20110283077PRESERVING AN EXISTING VOLUME MAP IN RE-INITIALIZING A DATA STORAGE VOLUME - A method, system and computer-program product for re-initializing a storage volume with an previously created volume map being preserved to allow access to previously stored data sets. The invention includes creating a new volume map in an unused volume area where the new volume map has pointers to new data sets. One of the new data sets contains the previously created volume map that points to previously created data sets. Each volume map is referenced by a volume label and includes a VTOC and an optional VTOC index. The pointers in the VTOC are data set control block (DSCB) records.11-17-2011

Robert D. Koester, Mogadore, OH US

Patent application numberDescriptionPublished
20100309185LOW-POWER AND LIGHTWEIGHT HIGH-RESOLUTION DISPLAY - A low-power and lightweight display mountable on a support structure, such as an airship, includes a plurality of display modules configured in a M-row×N-column array. Each display module includes a control panel and a pair of associated display panels that are flexibly interconnected. Each of the control and display panels carries a plurality of LED pixels, which are configured to communicate with a video processing system. The processing system captures an image from an input source and processes it to form a scrambled bit stream that matches the configuration of the pixels carried by the display modules to render a complete video image.12-09-2010

Sarah Koester, Cambridge, MA US

Patent application numberDescriptionPublished
20090068170DROPLET-BASED SELECTION - The present invention generally relates to fluidic droplets, and techniques for screening or sorting such fluidic droplets. In some embodiments, the fluidic droplets may contain cells (e.g., hybridoma cells) that can secrete various species, such as antibodies, for example. In one aspect, a plurality of fluidic droplets containing cells is screened to determine proteins, antibodies, polypeptides, peptides, nucleic acids, or the like. For example, cells able to secrete species such as antibodies may be selected according to certain embodiments of the invention. Examples of such cells include, for instance, immortal cells such as hybridomas, or non-immortal cells such as B-cells. For instance, blood cells may be encapsulated within a plurality of fluidic droplets, and the cells able to produce antibodies may be determined. In some cases, expression or secretion levels may be determined using signaling entities, for example, determinable microparticles present within the fluidic droplet. Other aspects of the invention relate to kits involving such fluidic droplets, methods of promoting the making or use of such fluidic droplets, and the like.03-12-2009

Sherri Koester, Cary, NC US

Patent application numberDescriptionPublished
20100063746SYSTEM AND METHOD FOR DETERMINING A RISK RATING PROFILE OF SPECIFIC HORTICULTURAL ASSET PLANT SPECIES, INDIVIDUAL PLANTS AND A STAND OF PLANTS - In one embodiment, the invention may provide a system and method for determining the risk factor of individual and groups of plants by identifying a plant. Various characteristics about the plant or group of plants may then be collected and uploaded into a database. Local environmental characteristics may also be uploaded to determine the likelihood that certain adverse environmental factors may affect the plant. The uploaded characteristics of the plant and environmental factors may then be compared with predefined ratings associated with each characteristic and the ratings can be used to determine if the plant or group of plants might fail. Using this information, a risk factor for the property on which the plant or group of plants are located may be determined.03-11-2010

Stephanie Eva Koester, San Francisco, CA US

Patent application numberDescriptionPublished
20110107321EDITOR FOR PROGRAM FILES - Methods and systems are disclosed for updating a candidate computer program file. An exemplary method includes loading a first and second revisions of a first computer program file, loading a first revision of a second computer program file, and generating a candidate computer program file. References are made to the first and second revisions of the first computer program file and the first revision of the second computer program file in generating the candidate computer program file.05-05-2011

Stephen J. Koester, Yorktown Heights, NY US

Patent application numberDescriptionPublished
20110168982NANOWIRE PIN TUNNEL FIELD EFFECT DEVICES - A method for forming a nanowire tunnel device includes forming a nanowire suspended by a first pad region and a second pad region over a semiconductor substrate, forming a gate structure around a channel region of the nanowire, implanting a first type of ions at a first oblique angle in a first portion of the nanowire and the first pad region, and implanting a second type of ions at a second oblique angle in a second portion of the nanowire and the second pad region.07-14-2011

Stephen P. Koester, Portland, OR US

Patent application numberDescriptionPublished
20100294603BRAKE WITH FIELD RESPONSIVE MATERIAL - A controllable brake with a shaft having an axis of rotation and a shaft end. The controllable brake including a controllable brake rotor connected with the shaft, the rotor having a rotation plane. The controllable brake includes a controllable brake magnetic field generator located proximate the controllable brake rotor, the controllable brake magnetic field generator for generating a controllable magnetic field strength. The controllable brake includes a controllable brake rotating magnetic target integral with the shaft proximate the shaft end, and a controllable brake electronics first electronic noncontacting magnetic sensor having a first sensor plane, the first electronic noncontacting magnetic sensor mounted with the first sensor plane parallel with the controllable brake rotor rotation plane, the first electronic noncontacting magnetic sensor monitoring the rotation of the controllable brake rotating magnetic target and the controllable brake rotor and simultaneously outputting at least two rotational positions of the controllable brake rotor wherein the controllable magnetic field strength generated by the controllable brake magnetic field generator is determined by the rotational positions to control a relative motion of the controllable brake rotor.11-25-2010
20110000513DUAL UMBRELLA - An umbrella in accordance with an embodiment of the present application includes a canopy that is extendable into an extra wide configuration to cover two users. In accordance with one embodiment the umbrella opens to a first open position to provide coverage for one person and expands to a second open position to provide coverage for a second person.01-06-2011

Steve Koester, Minneapolis, MN US

Patent application numberDescriptionPublished
20110278580METHODOLOGY FOR FABRICATING ISOTROPICALLY SOURCE REGIONS OF CMOS TRANSISTORS - A method for fabricating recessed source regions of aggressively scaled CMOS devices. In this method a processing sequence of plasma etch, deposition, followed by plasma etch is used to controllably form recessed regions of the source in the channel of a thin body, much less than 40 nm, device to enable subsequent epitaxial growth of SiGe, SiC, or other materials, and a consequent increase in the device and ring oscillator performance. A Field Effect Transistor device is also provided, which includes: a buried oxide layer; a silicon layer above the buried oxide layer; an isotropically recessed source region; and a gate stack which includes a gate dielectric, a conductive material, and a spacer.11-17-2011
20110278672METHODOLOGY FOR FABRICATING ISOTROPICALLY RECESSED DRAIN REGIONS OF CMOS TRANSISTORS - A method for fabricating recessed drain regions of aggressively scaled CMOS devices. In this method a processing sequence of plasma etch, deposition, followed by plasma etch is used to controllably form recessed regions of the drain in the channel of a thin body, much less than 40 nm, device to enable subsequent epitaxial growth of SiGe, SiC, or other materials, and a consequent increase in the device and ring oscillator performance. A Field Effect Transistor device is also provided, which includes: a buried oxide layer; a silicon layer above the buried oxide layer; an isotropically recessed drain region; and a gate stack which includes a gate dielectric, a conductive material, and a spacer.11-17-2011
20110278673METHODOLOGY FOR FABRICATING ISOTROPICALLY RECESSED SOURCE AND DRAIN REGIONS OF CMOS TRANSISTORS - A method for fabricating recessed source and recessed drain regions of aggressively scaled CMOS devices. In this method a processing sequence of plasma etch, deposition, followed by plasma etch is used to controllably form recessed regions of the source and the drain in the channel of a thin body, much less than 40 nm, device to enable subsequent epitaxial growth of SiGe, SiC, or other materials, and a consequent increase in the device and ring oscillator performance. A Field Effect Transistor device is also provided, which includes: a buried oxide layer; a silicon layer above the buried oxide layer; an isotropically recessed source region; an isotropically recessed drain region; and a gate stack which includes a gate dielectric, a conductive material, and a spacer.11-17-2011

Steven Koester, Yorktown Heights, NY US

Patent application numberDescriptionPublished
20110037175INTERCONNECTION BETWEEN SUBLITHOGRAPHIC-PITCHED STRUCTURES AND LITHOGRAPHIC-PITCHED STRUCTURES - An interconnection between a sublithographic-pitched structure and a lithographic pitched structure is formed. A plurality of conductive lines having a sublithographic pitch may be lithographically patterned and cut along a line at an angle less than 45 degrees from the lengthwise direction of the plurality of conductive lines. Alternately, a copolymer mixed with homopolymer may be placed into a recessed area and self-aligned to form a plurality of conductive lines having a sublithographic pitch in the constant width region and a lithographic dimension between adjacent lines at a trapezoidal region. Yet alternately, a first plurality of conductive lines with the sublithographic pitch and a second plurality of conductive lines with the lithographic pitch may be formed at the same level or at different.02-17-2011
20110169051Structure for Use in Fabrication of PiN Heterojunction TFET - A method for fabricating a structure for use in fabrication of a PiN heterojunction tunnel field effect transistor (TFET) includes forming an alignment trench in a silicon wafer; forming a silicon germanium (SiGe) growth trench in the silicon wafer; growing a p-type SiGe region in the SiGe growth trench; forming a first oxide layer over the alignment trench and the p-type SiGe region; forming a hydrogen implantation region in the silicon wafer, the hydrogen implantation region dividing the silicon wafer into a upper silicon region and a lower silicon region; bonding the first oxide layer to a second oxide layer located on a handle wafer, forming a bonded oxide layer comprising the first oxide layer and the second oxide layer; and separating the lower silicon region from the upper silicon region at the hydrogen implantation region.07-14-2011

Steven Koester, Maple Grove, MN US

Patent application numberDescriptionPublished
20110220805FET RADIATION MONITOR - A semiconductor device includes a semiconductor substrate; a buried insulator layer disposed on the semiconductor substrate, the buried insulator layer configured to retain an amount of charge in a plurality of charge traps in response to a radiation exposure by the semiconductor device; a semiconductor layer disposed on the buried insulating layer; a second insulator layer disposed on the semiconductor layer; a gate conducting layer disposed on the second insulator layer; and one or more side contacts electrically connected to the semiconductor layer. A method for radiation monitoring, the method includes applying a backgate voltage to a radiation monitor, the radiation monitor comprising a field effect transistor (FET); exposing the radiation monitor to radiation; determining a change in a threshold voltage of the radiation monitor; and determining an amount of radiation exposure based on the change in threshold voltage.09-15-2011

Steven Koester, Ossining, NY US

Patent application numberDescriptionPublished
20080197424SEMICONDUCTOR STRUCTURE INCLUDING GATE ELECTRODE HAVING LATERALLY VARIABLE WORK FUNCTION - A semiconductor structure, such as a CMOS structure, includes a gate electrode that has a laterally variable work function. The gate electrode that has the laterally variable work function may be formed using an angled ion implantation method or a sequential layering method. The gate electrode that has the laterally variable work function provides enhanced electrical performance within an undoped channel field effect transistor device.08-21-2008
20090309148SEMICONDUCTOR STRUCTURE INCLUDING GATE ELECTRODE HAVING LATERALLY VARIABLE WORK FUNCTION - A semiconductor structure, such as a CMOS structure, includes a gate electrode that has a laterally variable work function. The gate electrode that has the laterally variable work function may be formed using an angled ion implantation method or a sequential layering method. The gate electrode that has the laterally variable work function provides enhanced electrical performance within an undoped channel field effect transistor device.12-17-2009

Steven J. Koester, Edina, MN US

Patent application numberDescriptionPublished
20120118383Autonomous Integrated Circuit - An autonomous integrated circuit (IC) includes a solar cell formed on a bottom substrate of a silicon-on-insulator (SOI) substrate as a handle substrate; an insulating layer of the SOI substrate located on top of the solar cell; and a device layer formed on a top semiconductor layer of the SOI substrate located on top of the insulating layer, wherein a top contact of the device layer is electrically connected to a bottom contact of the solar cell such that the solar cell is enabled to power the device layer.05-17-2012

Steven J. Koester, Yorktown Heights, NY US

Patent application numberDescriptionPublished
20110127438Dosimeter Powered by Passive RF Absorption - A system for determining an amount of radiation includes a dosimeter configured to receive the amount of radiation, the dosimeter comprising a circuit having a resonant frequency, such that the resonant frequency of the circuit changes according to the amount of radiation received by the dosimeter, the dosimeter further configured to absorb RF energy at the resonant frequency of the circuit; a radio frequency (RF) transmitter configured to transmit the RF energy at the resonant frequency to the dosimeter; and a receiver configured to determine the resonant frequency of the dosimeter based on the absorbed RF energy, wherein the amount of radiation is determined based on the resonant frequency.06-02-2011

Steven John Koester, Ossining, NY US

Patent application numberDescriptionPublished
20090108314Embedded DRAM Integrated Circuits With Extremely Thin Silicon-On-Insulator Pass Transistors - Integrated circuits having combined memory and logic functions are provided. In one aspect, an integrated circuit is provided. The integrated circuit comprises: a substrate comprising a silicon layer over a BOX layer, wherein a select region of the silicon layer has a thickness of between about three nanometers and about 20 nanometers; at least one eDRAM cell comprising: at least one pass transistor having a pass transistor source region, a pass transistor drain region and a pass transistor channel region formed in the select region of the silicon layer; and a capacitor electrically connected to the pass transistor.04-30-2009
20110233634Embedded DRAM Integrated Circuits with Extremely Thin Silicon-On-Insulator Pass Transistors - Integrated circuits having combined memory and logic functions are provided. In one aspect, an integrated circuit is provided. The integrated circuit comprises: a substrate comprising a silicon layer over a BOX layer, wherein a select region of the silicon layer has a thickness of between about three nanometers and about 20 nanometers; at least one eDRAM cell comprising: at least one pass transistor having a pass transistor source region, a pass transistor drain region and a pass transistor channel region formed in the select region of the silicon layer; and a capacitor electrically connected to the pass transistor.09-29-2011

Patent applications by Steven John Koester, Ossining, NY US

Wolfgang J. Koester, Paradise Valley, AZ US

Patent application numberDescriptionPublished
20090037249Forecasted Currency Exposure Management - Methods and apparatuses enable forecast currency risk management. A risk management system receives forecast or prospective transaction data denominated in a first currency. A value of forecast currency exposure is determined for the forecast data respective to a second currency. The system matches hedge data to the forecast currency exposure to determine a net prospective currency exposure, which may indicate under- or over-hedging. To compensate for the net prospective currency exposure, the system determines a hedge action. The net prospective currency exposure can then be revised based on the hedge action, and the hedge action and revised net prospective currency exposure can be reported.02-05-2009
20110082775Risk-Cost Analysis of Currency Exposure Reduction for Currency Exposure Management - Methods and apparatuses enable companies to analyze potential foreign currency exposure reduction actions. Value-at-risk (VaR) for currency exposures and cost of potential exposure reduction actions are used to order currency exposures representing foreign currency exposure for a company. Currency exposures associated with negative cost actions are ordered based on a ratio of VaR to cost. Currency exposure associated with positive cost actions can also be ordered, either based on VaR or cost. An output representation of the VaR versus accumulated cost is generated from the ordered currency exposures. Additionally, a graphical representation of VaR versus accumulated cost can be generated from plot points based on the ordered currency exposures. The output representation, whether a table, list, or graph, allows comparing potential exposure reduction actions.04-07-2011

Patent applications by Wolfgang J. Koester, Paradise Valley, AZ US