Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Klostermann
Daniel J. Klostermann, Cedar Rapids, IA US
| Patent application number | Description | Published |
|---|---|---|
| 20080212724 | Wireless communications system having reduced noise mode operation capability - A wireless communication system having a terminal unit operates in a reduced noise state during receipt of a wireless transmission from a control unit. The terminal unit includes terminal circuitry, a radio and noise management circuitry. The noise management circuitry partially or fully disables operation of the terminal circuitry during a receipt by the radio. Noise management circuitry may disable a terminal processor, disable interrupts, buffer interrupts and otherwise modify operation of the terminal circuitry to reduce generated radio noise that would otherwise interfere with receipt of data by the radio. The wireless communication system includes noise management circuitry located in a control unit that operates in conjunction with noise management circuitry in a first terminal unit and a second terminal unit to schedule transmissions from the control unit. These scheduled transmissions allow the terminal units to perform required processing functions outside of the reduced noise period. | 09-04-2008 |
Gregory E. Klostermann, Arlington Heights, IL US
| Patent application number | Description | Published |
|---|---|---|
| 20090325692 | Gaming Machine With Movable Display Screen - A method, implemented by an electronic gaming machine (EGM), includes providing an electronic display mounted to the cabinet of the EGM and disposed in a normal operational position to portray a wagering game to a user, the display in the normal operational position having an orientation of one of landscape or portrait. The display is moved from the normal operational position to a maintenance position in order to permit access for a technician to components in a space in the cabinet behind the display when the latter is in the normal operational position, the display in the maintenance position having an orientation of the other of landscape or portrait, the display in the maintenance position displaying information to the technician. | 12-31-2009 |
Michael Klostermann, Koeln DE
| Patent application number | Description | Published |
|---|---|---|
| 20110174192 | SUGAR MICRO/NANOFOAMS - A method for producing rigid sugar micro-/nanofoams includes providing a solution with at least one sugar, a super- or near-critical fluid and a surfactant component as a (micro)emulsion. The (micro)emulsion is expanded so as to convert the super- or near-critical fluid from a state of liquid-like density to a state of gaseous density so as to thereby obtain a micro-/nanofoam. The micro-/nanofoam is then rigidified so as to obtain a rigid sugar micro-/nanofoam. | 07-21-2011 |
Tanja Klostermann, Varel DE
| Patent application number | Description | Published |
|---|---|---|
| 20110208340 | METHOD FOR OPTIMISING THE LIFE CYCLE OF MEASUREMENT DATA BASED ON THE RETROACTION DURING ASSEMBLING PROCESSES WHILST BEING PRODUCED - A method for feedback-based optimisation of a measurement data life cycle in joining processes during production, comprising the following steps: | 08-25-2011 |
Ulrich Klostermann, Perlach Munchen DE
| Patent application number | Description | Published |
|---|---|---|
| 20090108248 | INTEGRATED CIRCUIT INCLUDING DOPED SEMICONDUCTOR LINE HAVING CONDUCTIVE CLADDING - An integrated circuit includes an array of memory cells and a doped semiconductor line formed in a semiconductor substrate. The doped semiconductor line is coupled to a row of memory cells. The integrated circuit includes conductive cladding contacting the doped semiconductor line. | 04-30-2009 |
Ulrich Klostermann, Perlach Muenchen DE
| Patent application number | Description | Published |
|---|---|---|
| 20100061140 | INTEGRATED CIRCUIT INCLUDING DOPED SEMICONDUCTOR LINE HAVING CONDUCTIVE CLADDING - An integrated circuit includes an array of memory cells. Each memory cell includes a diode. The integrated circuit includes a doped semiconductor line formed in a semiconductor substrate. The doped semiconductor line is coupled to a row of diodes. The integrated circuit includes conductive cladding contacting the doped semiconductor line. | 03-11-2010 |
Ulrich Klostermann, Munchen DE
| Patent application number | Description | Published |
|---|---|---|
| 20090273967 | METHOD AND INTEGRATED CIRCUIT FOR DETERMINING THE STATE OF A RESISTIVITY CHANGING MEMORY CELL - A method and an integrated circuit for determining the state of a resistivity changing memory cell. In one embodiment the method includes detecting a first resistance of the resistivity changing memory cell, determining whether the first resistance value is smaller than a predetermined threshold value thereby determining a first result value, initializing the resistivity changing memory cell into one of at least four resistivity changing memory states, detecting a second resistance value of the resistivity changing memory cell, determining whether the second resistance value is smaller than the predetermined threshold value determining a second result value, and determining the state of the resistivity changing memory cell state using the first and the second result values. | 11-05-2009 |
Ulrich Karl Klostermann, Fontainebleau FR
| Patent application number | Description | Published |
|---|---|---|
| 20080308537 | METHOD AND APPARATUS FOR FAST AND LOCAL ANNEAL OF ANTI-FERROMAGNETIC (AF) EXCHANGE-BIASED MAGNETIC STACKS - A method (and structure) of thermally treating a magnetic layer of a wafer, includes annealing, for a predetermined short duration, a magnetic layer of a single wafer. | 12-18-2008 |
| 20100314360 | METHOD AND APPARATUS FOR FAST AND LOCAL ANNEAL OF ANTI-FERROMAGNETIC (AF) EXCHANGE-BIASED MAGNETIC STACKS - A method (and structure) of thermally treating a magnetic layer of a wafer, includes annealing, for a predetermined short duration, a magnetic layer of a single wafer. | 12-16-2010 |