Kai-Yi
Kai-Yi Chen, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20120306788 | ELECTRONIC APPARATUS WITH TOUCH INPUT SYSTEM - An electronic apparatus with a touch input system is provided. When a complete touch signal is detected, a sliding angle and a sliding track of the complete touch signal are calculated. A menu operation interface with arc-shaped arrangement is displayed in a touch display screen when the sliding angle of the complete touch signal exceeds a predetermined angle. And when an incomplete touch signal is detected, a sliding angle and a sliding track of the incomplete touching signal are calculated for displaying a part of the menu operation interface with arc-shaped arrangement in the touch display screen. | 12-06-2012 |
20140350844 | METHOD FOR SEARCHING DATA AND METHOD FOR PLANNING ITINERARY - A method for searching data and a method for planning itinerary are provided. At least one contact is selected from a contact list so as to set a point of interest (POI) list associated with the at least one contact as a specific data source. A POI category is decided. A preset search range is obtained based on a reference location so as to search the specific data source for obtaining a search result conformed to the POI category and the preset search range, and the search result is displayed. | 11-27-2014 |
20140351373 | METHOD FOR UPLOADING DATA TO SOCIAL NETWORKING WEBSITE AND ELECTRONIC APPARATUS USING THE METHOD - A method for uploading data to a social networking website and an electronic apparatus using the method are provided. The electronic apparatus automatically detects a detectable device located within a sensing range and finds a target to be tagged to set a preset tag. And the electronic apparatus uploads a geographic location, the preset tag and data to the social networking website. | 11-27-2014 |
Kai-Yi Fang, Kao Hsiung County TW
Patent application number | Description | Published |
---|---|---|
20090164628 | CIRCUIT AND METHOD FOR SETTING DATA AND THEIR APPLICATION TO INTEGRATED CIRCUIT - An integrated circuit is disclosed, including at least one configuration pin, an interface circuit, a detecting circuit, a determining circuit and a storage unit. A physical layer circuit of the invention not only increases the flexibility of setting PHY addresses, but also reduces the number of configuration pins. | 06-25-2009 |
Kai-Yi Fang, Kaohsiung County TW
Patent application number | Description | Published |
---|---|---|
20090190631 | METHOD FOR GENERATING A SPREAD SPECTRUM CLOCK AND APPARATUS THEREOF - A method for generating a spread spectrum clock includes the steps of providing a reference clock having a reference period; generating a plurality of output clocks respectively having different phases according to the reference clock; generating a first/second control signal according to the reference clock and a spread spectrum clock and starting a first/second duration accordingly; during the first/second duration, outputting a first/second selecting signal representing a first/second predetermined sequence according to the first/second control signal, wherein the second predetermined sequence is a substantial reversed sequence of the first predetermined sequence; and during the first/second duration, sequentially outputting some or all of the output clocks as the spread spectrum clock according to the first/second predetermined sequence. | 07-30-2009 |
Kai-Yi Huang, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20080251841 | MOS TRANSISTOR AND MANUFACTURING METHOD THEREOF - The structure of the MOS transistor provided in this invention has LDD (lightly doped drain) and halo doped regions removed from the source, the drain or both regions in the substrate for improved linearity range when operated as a voltage-controlled resistor. The removal of the LDD and halo doped regions is performed by simply modifying the standard mask of the MOS process using a logic operation layer with no extra mask required. | 10-16-2008 |
20090146252 | INTEGRATED INDUCTOR STRUCTURE - This invention provides an integrated inductor structure including a substrate, a metal coil layer on the substrate and a dielectric layer between the substrate and the metal coil layer. A well shielding structure for reducing eddy current is disposed in the substrate under the metal coil layer. The well shielding structure is chequered with a plurality of N wells and a plurality of P wells. The N wells and P wells are arranged in a chessboard-like manner. A P+ pickup ring is provided in the substrate to encompass the well shielding structure. A guard ring is formed directly on the P+ pickup ring. | 06-11-2009 |
20100295648 | STACKED STRUCTURE OF A SPIRAL INDUCTOR - A stacked structure of a spiral inductor includes a first metal layer, a second metal layer, a first set of vias, and a second set of vias. The first metal layer includes a first segment, a second segment, and a third segment, wherein the layout direction of the third segment is different from the layout direction of the first and second segments. The second metal layer includes a fourth segment, a fifth segment, and a sixth segment connected to the fifth segment, wherein the layout direction of the sixth segment is different from the layout direction of the fourth and fifth segments. The first set of vias connects the first and fourth segments, and they construct a first shunt winding. The second set of vias connects the second and fifth segments, and they construct a second shunt winding. The third and sixth segments construct a crossover region. | 11-25-2010 |
20120223796 | VARIABLE INDUCTOR - A variable inductor includes an inductor element and a first inductance adjusting circuit. The first inductance adjusting circuit includes a first open-loop structure and a first switch element. The first switch element is coupled to the first open-loop structure. When the first switch element is in a conducting state, the first open-loop structure and the first switch element forms a first closed-loop to induce a first magnetic flux which alters a magnetic flux from the inductor element in operation. | 09-06-2012 |
Kai-Yi Huang, Taipei TW
Patent application number | Description | Published |
---|---|---|
20130265132 | ON-CHIP TRANSFORMER HAVING MULTIPLE WINDINGS - An on-chip transformer formed on an integrated-circuit substrate is disclosed. The on-chip transformer includes: a multi-winding structure comprising first, second and third windings which are spatially separated from each other; and a guard ring surrounding the multi-winding structure; wherein the first and second windings function as a first transformer, and the second and third windings function as a second transformer. | 10-10-2013 |
20130267185 | TRANSCEIVER HAVING AN ON-CHIP CO-TRANSFORMER - A transceiver formed on an integrated-circuit substrate is disclosed. The transceiver includes: a co-transformer comprising first, second and third windings which wrap each other but are separated from each other; a power amplifier coupled to the co-transformer; and a low-noise amplifier coupled to the co-transformer; wherein the co-transformer is configured for converting a first signal from the power amplifier into a second signal to be transmitted by an antenna when the transceiver is in its transmitter mode, and for converting a third signal from the antenna into a fourth signal to be outputted to the low-noise amplifier when the transceiver is in its receiver mode. | 10-10-2013 |
Kai-Yi Lu, Taipei TW
Patent application number | Description | Published |
---|---|---|
20130321359 | STYLUS WITH PRESSURE SENSOR - A pressure-sensitive stylus includes a tip operationally coupled to a pressure sensor, where the tip is constrained to depress longitudinally, and the tip is mechanically coupled to a first spring. The tip engages a second spring when depressed longitudinally by a force of a first magnitude. | 12-05-2013 |
Kai-Yi Wang, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20140159234 | SEMICONDUCTOR MANUFACTURING PROCESS AND STRUCTURE THEREOF - A semiconductor manufacturing process includes the following steps of providing a silicon substrate having at least one connection pad and a protection layer, forming a first seed layer having at least one first section and at least one second section, forming a first photoresist layer, forming a first buffer layer having a coupling portion and a cladding portion, removing the first photoresist layer, removing the second section of the first seed layer to form a first under bump metallurgy layer, forming a support layer on the protection layer and the first buffer layer, the first under bump metallurgy layer has a first ring wall, the first buffer layer has a second ring wall, wherein the first ring wall, the second ring wall and the cladding portion are cladded by the support layer, and forming a connection portion and covering the coupling portion with the connection portion. | 06-12-2014 |
20140367856 | SEMICONDUCTOR MANUFACTURING PROCESS AND STRUCTURE THEREOF - A semiconductor manufacturing process includes the following steps of providing a silicon substrate having at least one connection pad and a protection layer, forming a first seed layer having at least one first section and at least one second section, forming a first photoresist layer, forming a first buffer layer having a coupling portion and a cladding portion, removing the first photoresist layer, removing the second section of the first seed layer to form a first under bump metallurgy layer, forming a support layer on the protection layer and the first buffer layer, the first under bump metallurgy layer has a first ring wall, the first buffer layer has a second ring wall, wherein the first ring wall, the second ring wall and the cladding portion are cladded by the support layer, and forming a connection portion and covering the coupling portion with the connection portion. | 12-18-2014 |
Kai-Yi Wu, Hsinchu County 302 TW
Patent application number | Description | Published |
---|---|---|
20150048743 | POWER CIRCUIT HAVING MULTIPLE STAGES OF CHARGE PUMPS - The present invention discloses a power circuit having multiple stages of charge pumps. The power circuit comprises a first charge pump, a second charge pump, a voltage stabilizing capacitor, and an output capacitor. The first charge pump adjusts an input voltage and produces a first output voltage. The second charge pump adjusts the first output voltage, produces a second output voltage, and outputs the second output voltage for driving a loading. The voltage stabilizing capacitor is coupled between the first and second charge pumps and connected externally to the output of the first charge pump. The output capacitor is coupled to the second charge pump for providing the second output voltage. According to the present invention, the effect of supplying large transient currents to the loading can be achieved by connecting externally the voltage stabilizing capacitor to the output of the first charge pump. | 02-19-2015 |
20150049008 | POWER CIRCUIT OF DISPLAYING DEVICE - The present invention relates to a power circuit of displaying device, which comprises a timing controller, a control circuit, and a charge pump (single or multiple stages). The timing controller outputs a timing control signal to the control circuit. The control circuit outputs a clock signal or a capacitance adjusting signal according to the timing control signal. The charge pump receives the input voltage and outputs an output voltage according to the clock signal or the capacitance adjusting signal. The output voltage is provided to the scan driver for generating a plurality of scan driving signals. Accordingly, by increasing the rise rate of the output voltage of the charge pump in the voltage conversion time and reducing the rise rate of the output voltage close to the voltage holding time, the present invention can achieve the effect of reducing the power consumption. | 02-19-2015 |
Kai-Yi Wu, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20100039359 | Adjustment circuit for color sequential liquid crystal display and adjustment method thereof - An adjustment circuit for color sequential liquid crystal displays and an adjustment method thereof applied to a color sequential liquid crystal display are disclosed. The color sequential liquid crystal display receives a plurality of driving signals from a light-source driving circuit to generate a plurality of primary color backlights and at least one adjusted-color backlight and also receives one display driving signal. The adjusted-color backlight is generated behind one of three primary color backlights. By means of the adjusted-color backlight, the color and brightness of the frame are adjusted. | 02-18-2010 |
20100039362 | Control IC for color sequential liquid crystal display - A control IC (integrated circuit) for color sequential liquid crystal displays (LCD) is revealed. The control IC includes an interface for receiving a command and at least one display data and a timing generator to generate a scan timing signal, a data timing signal, and a driving timing signal. According to the scan timing signal, a scan driving circuit generates a scan signal that is sent to the color sequential LCD. In accordance with the data timing signal, a data driving circuit receives the display data for generating a data signal sent to the color sequential LCD. According to the driving timing signal, a light-source driving circuit generates a plurality of driving signals sent to the color sequential LCD so as to generate a plurality of color backlights. In accordance with the scan signal, the data signal and the plurality of backlights, the color sequential LCD displays a frame. | 02-18-2010 |