| Patent application number | Description | Published |
|---|
| 20090133023 | High Performance Queue Implementations in Multiprocessor Systems - Systems and methods provide a single reader single writer (SRSW) queue structure having entries that can be concurrently accessed in an atomic manner with a single memory access. The SRSW queues may be combined to create more complicated queues, including multiple reader single writer (MRSW), single reader multiple writer (SRMW), and multiple reader multiple writer (MRMW) queues. | 05-21-2009 |
| 20100250854 | METHOD AND SYSTEM FOR DATA PREFETCHING FOR LOOPS BASED ON LINEAR INDUCTION EXPRESSIONS - An efficient and effective compiler data prefetching technique is disclosed in which memory accesses may be prefetched are represented in linear induction expressions. Furthermore, indirect memory accesses indexed by other memory accesses of linear induction expressions in scalar loops may be prefetched. | 09-30-2010 |
| 20110047534 | PROACTIVE LOOP FUSION OF NON-ADJACENT LOOPS WITH INTERVENING CONTROL FLOW INSTRUCTIONS - A system and method for optimization of code with non-adjacent loops. A compiler builds a node tree, which is not a control flow graph, that represents parent-child relationships of nodes of a computer program. Each node represents a control flow statement or a straight-line block of statements of the computer program. If a non-adjacent loop pair of nodes satisfy predetermined conditions, the compiler may perform legal code transformations on the computer program and corresponding node transformations on the node tree. These transformations may make adjacent this pair of loop nodes. The compiler may be configured to perform legal code transformations, such as head and tail duplication, code motion, and if-merging, in order to make adjacent these two loop nodes. Then loop fusion may be performed on this loop pair in order to increase instruction level parallelism (ILP) within an optimized version of the original source code. | 02-24-2011 |
| Patent application number | Description | Published |
|---|
| 20090109975 | SEPARATION OF DATA AND CONTROL IN A SWITCHING DEVICE - A method and apparatus for switching a data packet between a source and destination in a network. The data packet includes a header portion and a data portion. The header portion includes routing information for the data packet. The method includes defining a data path in the router comprising a path through the router along which the data portion of the data packet travels and defining a control path comprising a path through the router along which routing information from the header portion travels. The method includes separating the data path and control path in the router such that the routing information can be separated from the data portion allowing for the separate processing of each in the router. The data portion can be stored in a global memory while routing decisions are made on the routing information in the control path. | 04-30-2009 |
| 20090268740 | MEMORY ORGANIZATION IN A SWITCHING DEVICE - A network device switches variable length data units from a source to a destination in a network. An input port receives the variable length data unit and a divider divides the variable length data unit into uniform length data units for temporary storage in the network device. A distributed memory includes a plurality of physically separated memory banks addressable using a single virtual address space and an input switch streams the uniform length data units across the memory banks based on the virtual address space. The network device further includes an output switch for extracting the uniform length data units from the distributed memory by using addresses of the uniform length data units within the virtual address space. The output switch reassembles the uniform length data units to reconstruct the variable length data unit. An output port receives the variable length data unit and transfers the variable length data unit to the destination. | 10-29-2009 |
| 20100165870 | BANDWIDTH DIVISION FOR PACKET PROCESSING - A bandwidth divider and method for allocating bandwidth between a plurality of packet processors. The bandwidth divider includes a plurality of counters for measuring the bandwidth of data packets transferred from the bandwidth divider to a respective packet processor; and a controller for analyzing the plurality of counters and transferring a data packet to a selected packet processor based on the contents of the counters. The method monitors the bandwidth consumed by the packet processors; determines, based on the bandwidth consumed by the packet processors, which packet processor has consumed the least amount of bandwidth; and allocates a next data packet to the packet processor which has consumed the least amount of bandwidth. | 07-01-2010 |
| 20100177777 | PRESERVING THE ORDER OF PACKETS THROUGH A DEVICE - A network device includes one or more sprayers, multiple packet processors, and one or more desprayers. The sprayers receive packets on at least one incoming packet stream and distribute the packets according to a load balancing scheme that balances the number of bytes of packet data that is given to each of the packet processors. The packet processors receive the packets from the sprayers and process the packets to determine routing information for the packets. The desprayers receive the processed packets from the packet processors and transmit the packets on at least one outgoing packet stream based on the routing information. | 07-15-2010 |
| 20100309916 | IN-LINE PACKET PROCESSING - A method and apparatus for in-line processing a data packet while routing the packet through a router in a system transmitting data packets between a source and a destination over a network including the router. The method includes receiving the data packet and pre-processing layer header data for the data packet as the data packet is received and prior to transferring any portion of the data packet to packet memory. The data packet is thereafter stored in the packet memory. A routing through the router is determined including a next hop index describing the next connection in the network. The data packet is retrieved from the packet memory and a new layer header for the data packet is constructed from the next hop index while the data packet is being retrieved from memory. The new layer header is coupled to the data packet prior to transfer from the router. | 12-09-2010 |
| 20110164618 | MEMORY ORGANIZATION IN A SWITCHING DEVICE - A router for switching data packets from a source to a destination in a network in which the router includes a distributed memory. The distributed memory includes two or more memory banks. Each memory bank is used for storing uniform portions of a data packet received from a source and linking information for each data packet to allow for the extraction of the uniform portions of a data packet from distributed locations in memory in proper order after a routing determination has been made by the router. | 07-07-2011 |
| 20110235642 | PRESERVING THE ORDER OF PACKETS THROUGH A DEVICE - A network device includes one or more sprayers, multiple packet processors, and one or more desprayers. The sprayers receive packets on at least one incoming packet stream and distribute the packets according to a load balancing scheme that balances the number of bytes of packet data that is given to each of the packet processors. The packet processors receive the packets from the sprayers and process the packets to determine routing information for the packets. The desprayers receive the processed packets from the packet processors and transmit the packets on at least one outgoing packet stream based on the routing information. | 09-29-2011 |
| Patent application number | Description | Published |
|---|
| 20080259849 | MACRO-DIVERSITY REGION RATE MODIFICATION - A system including a buffer to receive and store a stream of content data. A controller module may be configured to determine the macro-diversity region size based on a set of pre-selected configuration parameters including an incoming rate of the content data and to allocate at least a portion of the content data to a macro-diversity region, to monitor an amount of the content data in the buffer in accordance with the set of pre-selected configuration parameters including an incoming rate of the content data to determine whether the amount of content data falls into or out of a target range defined by a low-end value and a high-end value and to adjust the size of the macro-diversity region by one or more increments in response to changes in the amount of the content data in accordance with the target range. | 10-23-2008 |
| 20080259905 | BASE STATION SYNCHRONIZATION FOR A SINGLE FREQUENCY NETWORK - Methods, apparatus and systems for generating and synchronizing a macro-diversity region transmitted by base stations in a network includes a receiving module configured to receive a plurality of packets of content data. A controller module coupled to the receiving module and configured to generate a macro-diversity region data that includes at least one packet of the plurality of packets of content data, and to generate a time reference and frame offset information to indicate an offset from the time reference and to further identify a second base station transmission frame that will include the second macro-diversity region data. A communication module to communicate a macro-diversity region message that includes the macro-diversity region data and the macro-diversity region control information to a plurality of base stations, configured to synchronize the transmission of the macro-diversity region data at the plurality of base stations. | 10-23-2008 |
| 20110286435 | METHOD AND APPARATUS FOR A SCHEDULER FOR A MACRO-DIVERSITY PORTION OF A TRANSMISSION - A method, apparatuses, and system of broadcasting content data in a macro-diversity region of a data frame includes receiving a stream of transport packets. Selecting at least one burst size, from amongst a set of a plurality of predetermined burst sizes. Allocating one or more data bursts with the selected burst size to the macro-diversity region of the data frame, each data burst comprising at least a portion of the received transport packets and wherein the at least one burst size is selected so as to minimize a number of data bursts allocated to the macro-diversity region. Then communicating the allocation of data bursts to a transmitter that includes the allocation of data bursts in the macro-diversity region of a data frame transmitted by the transmitter. | 11-24-2011 |
| Patent application number | Description | Published |
|---|
| 20090168235 | ENHANCED CPP READ SENSORS WITH LATERAL SPIN TRANSPORT - CPP read sensors and associated methods of fabrication are described that provide lateral spreading of a sense current along the length of an AFM layer of the read sensor. Winged regions (i.e., extended portions) are added to the layers of a CPP sensor stack to induce lateral spreading of the sense current in the AFM layer. Particularly, the pinned layer and the AFM layer have widths greater than the other layers of the sensor stack. Further, the pinned layer comprises multiple layers of materials, with a first layer of material closer to the AFM layer having a lower conductivity and/or a lower spin dependent scattering asymmetry than the second layer of material. | 07-02-2009 |
| 20090168263 | READ TRANSDUCER AND MAGNETIC STORAGE SYSTEM IMPLEMENTING SAME - A transducer according to one embodiment comprises a first ferromagnetic layer; a second ferromagnetic layer; and an electrically conductive layer positioned between the ferromagnetic layers; wherein a length of the first ferromagnetic layer in a first direction parallel to a plane of deposition thereof is greater than a length of the electrically conductive layer in the first direction such that a first end of the first ferromagnetic layer extends beyond an end of the electrically conductive layer in the first direction, wherein an electrical current enters or exits the end of the first ferromagnetic layer that extends beyond the end of the electrically conductive layer in the first direction. Additional transducer structures, and systems implementing such transducers, are also disclosed. | 07-02-2009 |
| 20100142099 | LOW RESISTANCE TUNNEL MAGNETORESISTANCE (TMR) STRUCTURE - A magnetic structure in one embodiment includes a tunnel barrier layer; a free layer; and a buffer layer between the tunnel barrier layer and the free layer, wherein a cross sectional area of the tunnel barrier layer in a direction parallel to a plane of deposition thereof is greater than a cross sectional area of the free layer in a direction parallel to a plane of deposition thereof, wherein a cross sectional area of the buffer layer in a direction parallel to a plane of deposition thereof is greater than a cross sectional area of the free layer in the direction parallel to the plane of deposition thereof. Additional systems and methods are also presented. | 06-10-2010 |
