Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Jong Ho
Jong Ho Bae, Seongnam KR
| Patent application number | Description | Published |
|---|---|---|
| 20080282943 | Dust Recycling and Re-Treating System and Method for the Dust Generated from Hazardous Waste Melting Process - The present invention relates to a dust recycling and re-treating system and a method for the same, and in particular, to a dust recycling and re-treating system and a method for the same, which produces dusts generated from an incinerating and melting processing equipment for hazardous wastes, particularly, radioactive wastes, in a slurry form, and recycles and re-treats them within an existing melting furnace. | 11-20-2008 |
Jong Ho Choi, Daejeon KR
| Patent application number | Description | Published |
|---|---|---|
| 20120077109 | CERAMIC POROUS SUBSTRATE, REINFORCED COMPOSITE ELECTROLYTE MEMBRANE USING THE SAME AND MEMBRANE-ELECTRODE ASSEMBLY HAVING THE SAME - The present invention relates to a ceramic porous substrate, a reinforced composite electrolyte membrane using the same, and a membrane-electrode assembly having the same. The ceramic porous substrate comprises: a porous polymer base; and void structures formed on the surface of the porous polymer base by linking the space of the inorganic nanoparticles using a polymer binder or a silane-based inorganic binder. The ceramic porous substrate has improved mechanical properties compared to the porous polymer substrate alone, and the void structures thereof can be controlled in various ways. | 03-29-2012 |
Jong Ho Jeon, Guri-Si KR
Jong Ho Jung, Ichon-Shi KR
| Patent application number | Description | Published |
|---|---|---|
| 20110267911 | SEMICONDUCTOR MEMORY APPARATUS - A semiconductor memory apparatus includes: a line calibration unit configured to selectively output one signal from the group of code signals for calibrating termination resistance values and test mode signals for testing a chip of the semiconductor memory apparatus to a common global line based on the level of a line calibration signal. | 11-03-2011 |
Jong Ho Jung, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20090002091 | ON DIE TERMINATION DEVICE THAT CAN CONTROL TERMINAL RESISTANCE - An on die termination controls a terminal resistance value in accordance with a test signal. The one die termination device comprises an on die termination control unit and an on die termination resistor unit and can change the terminal resistance value in accordance with the test signal, so that the terminal resistance can be easily analyzed. The one die termination control unit comprises a resistance control enable signal generating unit and a resistance control signal generating unit and generates at least one resistance increment signal and at least one resistance decrement signal. The on die termination resistor unit comprises a resistor and a plurality of switch units that are connected in parallel and is driven by a driving signal and uses the resistance increment signal and resistance decrement signal to control the on die termination resistance value. | 01-01-2009 |
| 20100109628 | Clock control circuit and voltage pumping device using the same - A clock control circuit is provided. The clock control circuit includes a voltage supplier for supplying a first voltage in response to a first clock signal, a voltage booster for boosting the first voltage in response to the first clock signal input to the voltage booster, and a clock generator for generating a second clock signal having a voltage level equal to the boosted first voltage in response to the first clock signal. | 05-06-2010 |
Jong Ho Kang, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20080288806 | Clock generation circuit and semiconductor memory apparatus having the same - A clock generation circuit for a semiconductor memory apparatus includes an internal clock generation unit that receives a clock and generates an internal clock, and a clock selection unit that selectively outputs the clock or the internal clock in response to a selection signal. | 11-20-2008 |
Jong Ho Kim, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20110270746 | ELECTRONIC MONEY PAYMENT SYSTEM AND ELECTRONIC MONEY PAYMENT METHOD - The present disclosure relates to electronic money payment system and method which allows payment to be processed not only with a payment amount according to the currency of a user's electronic money but also with a payment amount according to any currency advantageous for payment among various payment amounts according to various types of currencies which are different from that of the user's electronic money, in consideration of the exchange rates. | 11-03-2011 |
| 20110276476 | SYSTEM FOR SENDING ELECTRONIC MONEY AND METHOD FOR SENDING ELECTRONIC MONEY - A system for remitting electronic money and a method for remitting electronic money, by which subscriber identification information of each user can be used as a virtual electronic money account and electronic money can be conveniently exchanged/remitted between different countries by using the subscriber identification information. | 11-10-2011 |
| 20110276482 | SYSTEM AND METHOD FOR IDENTIFYING MULTIPLE TYPES OF ELECTRONIC MONEY, AND APPARATUS APPLIED THERETO - The present disclosure relates to a system and method for identifying multiple types of electronic money, and an apparatus employing the same. The system for identifying multiple types of electronic money includes an electronic money terminal apparatus capable of identifying various types of electronic money and providing an electronic money service, including charging, payment, and transfer of electronic money | 11-10-2011 |
Jong Ho Kim, Suweon-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20100148753 | Method to predict phase current - A phase current prediction method is disclosed. The phase current prediction method predicts current representative of a PWM period using a motor model which receives current measured through a single current sensor as an input, instead of the measured current, and determines the predicted current to be phase current. | 06-17-2010 |
Jong Ho Lim, Daejeon KR
| Patent application number | Description | Published |
|---|---|---|
| 20090234140 | METHOD FOR SEPARATING OF OPTICALLY PURE THIOPHENE COMPOUNDS USING SIMULATED MOVING BED CHROMATOGRAPHY - Disclosed herein is a method of producing an optically active thiophene-based compound using a simulated moving bed adsorption separation process, and more specifically, a method of continuously separating a racemic thiophene-based compound into its optically active thiophene-based compounds having high purity, through optical resolution using the simulated moving bed process. According to the method of the current invention, a racemic mixture of a thiophene-based compound can be continuously separated into its optically active thiophene-based compounds having high purity, which is an intermediate of optically active dorzolamide acting as a topical therapeutic agent for glaucoma, using a simulated moving bed adsorption separation technique, thereby increasing industrial usability. | 09-17-2009 |
Jong Ho Park, Daejeon KR
| Patent application number | Description | Published |
|---|---|---|
| 20100048971 | SEPARATION OF OLEFINS FROM OLEFINS/PARAFFINS MIXED GAS - The present invention relates to a method and an apparatus for the separation of C4 olefins (butene-1, trans-2-butene, cis-2-butene, etc.) and C4 paraffins (normal butane, isobutane, etc.) from a C4 hydrocarbon mixed gas including butene-1, trans-2-butene, cis-2-butene, normal butane, isobutane, etc. The method of the present invention produces C4 olefins with high purity by introducing a gaseous C4 mixture into the adsorption tower loaded with adsorbent selectively adsorbing olefins to adsorb C4 olefins and to discharge C4 paraffins to the outlet of the tower, desorbing C4 olefins adsorbed on the adsorption tower with a desorbent (C5 hydrocarbon, C6 hydrocarbon, etc.), and then separating the C4 olefin and the desorbent by a distillation process. The apparatus of the present invention is composed of several adsorption towers loaded with an adsorbent which selectively adsorb olefins and two distillation towers for the separation of the mixture gases of olefins/desorbents and paraffins/desorbents respectively, The basic operating process of the adsorption tower comprises a adsorption step of selectively adsorbing C4 olefin from the feeding mixture, a C4 olefin rinse step of removing a small amount of C4 paraffins adsorbed together with C4 olefins, and a desorption step of desorbing C4 olefins by using a desorbent, and further comprises a pressure equalization step, a cocurrent depressurization step, and a accumulation pressure step in order to increase the yield and concentration of olefins depending on the operation pressure of the adsorption tower. The desorbent discharged from the process together with olefins or paraffins is separated in the distillation tower and then recycled. | 02-25-2010 |
| 20100116639 | PRODUCTION OF HIGH PURITY BUTENE-1 FROM C4 OLEFINS/PARAFFINS MIXED GAS - The present invention relates to a hybrid process comprising an adsorption process and a distillation process for the separation of butene-1 from a C4 hydrocarbon mixture gas including butene-1, trans-2-butene, cis-2-butene, normal butane, isobutane, etc. The above hybrid process comprises introducing a gaseous C4 mixture into the adsorption tower loaded with adsorbents which adsorb olefins selectively to discharge C4 paraffins to the outlet of the tower, desorbing C4 olefins selectively adsorbed in the adsorption tower to produce high purity C4 olefins mixture gas in which isobutane and normal butane was removed, and separating the high C4 olefins mixture gas (a mixture of butene-1, trans-2-butene, cis-2-butene, and a trace amount of C4 paraffins) via distillation to obtain high purity butene-1 including a trace amount of isobutane in the top of the distillation tower and obtain a mixture gas including trans-2-butene, cis-2-butene and a trace amount of normal butane in the bottom of the tower. | 05-13-2010 |
| 20100204043 | ADSORBENT FOR SELECTIVE ADSORPTION OF CARBON MONOXIDE AND PROCESS FOR PREPARATION THEREOF - The present invention relates to an adsorbent for separating carbon monoxide from a gas mixture including hydrogen gas and a method of preparing the same. The adsorbent for selectively separating monoxide includes a solid material, which is a solid support impregnated and dispersed with a cuprous salt by bringing the solid support into contact with a cuprous salt solution stabilized by dissolving a cuprous salt or a cuprous salt mixture in a solvent. The adsorbent is advantageous in that the selectivity for carbon monoxide is improved, so that the amount of carbon monoxide included in the gas mixture is decreased to infinitesimal quantities, thereby producing high-purity hydrogen products. | 08-12-2010 |
| 20110005391 | PRESSURE SWING ADSORPTION APPARATUS AND METHOD FOR HYDROGEN PURIFICATION USING THE SAME - Disclosed are a pressure swing adsorption apparatus for hydrogen purification and a hydrogen purification method using the same. The pressure swing adsorption apparatus for hydrogen purification includes a plurality of adsorption columns connected with a feed supply pipe, a hydrogen storage tank for collecting purified hydrogen from the adsorption columns, and valves for opening or closing a plurality of pipes connected to the respective adsorption columns, and the adsorption columns are packed with adsorbent beds of active alumina or silica gel, activated carbon, zeolite 13X, zeolite 5A, and a carbon monoxide-selective adsorbent other than the zeolite 5A, in order to remove carbon dioxide, methane, and carbon monoxide from a hydrogen-containing gas mixture supplied through the feed supply pipe, and the content of carbon monoxide in the discharged hydrogen is minimized through sequential adsorption on the adsorbents in the adsorption columns. The content of carbon monoxide in the purified hydrogen product can be decreased to 10 ppm or less, thus facilitating the production of highly pure hydrogen products. | 01-13-2011 |
Jong Ho Park, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20080293855 | Composition of Polythiophene-Based Conductive Polymers Having High Conductivity, Transparency, Waterproof Property and a Membrane Prepared Using the Same - The present invention relates to a polythiophene-based conductive polymer composition having high conductivity, transparency, waterproof property and durability, and a polymer membrane prepared by using the same. In particular, the present invention relates to a polythiophene-based conductive polymer composition comprising an aqueous solution of a polythiophene-based conductive polymer, an alcohol-based organic solvent, an amide-based organic solvent or an aprotic highly-dipolar solvent, a melamine resin and a binder selected among a polyester, a polyurethane resin and an alkoxy silane in a predetermined mixed ratio. The membrane prepared using the same has a high conductivity of less than 1 kΩ/m2 and a high transparency of higher than 95%, thus being applicable to of an anti-static film, a film for touch panel, a film for higher or lower electrode, a film for inorganic EL and a film for display electrode. | 11-27-2008 |
Jong Ho Son, Icheon-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20080198677 | Internal voltage detection circuit and internal voltage generation device using the same - An internal voltage detection circuit and an internal voltage generation device using the same are disclosed. The internal voltage detection circuit includes a first detect signal generator for generating a first detect signal to detect a level of an internal voltage corresponding to an operating temperature of a memory cell, a second detect signal generator for generating a second detect signal to detect a specific level of the internal voltage corresponding to a preset temperature, and a detect signal clamp unit for comparing a level of the first detect signal and a level of the second detect signal with each other and clamping the first detect signal according to a result of the comparison. | 08-21-2008 |
| 20100085829 | Internal voltage generation circuit - An internal voltage generation circuit includes a temperature detection unit which detects an internal temperature of a semiconductor memory device and generates a temperature signal, a driving control signal generation unit which receives the temperature signal and generates first and second driving control signals, and an internal voltage generation unit which receives the first and second driving control signals and generates an internal voltage. | 04-08-2010 |
| 20120013395 | Internal Voltage Generation Circuit - An internal voltage generation circuit includes a driving control signal generation unit configured to receive a temperature signal enabled when the internal temperature is below a preset temperature and generate first and second driving control signals, and an internal voltage generation unit configured to receive the first and second driving control signals and generate an internal voltage. | 01-19-2012 |
Jong Ho Yang US
| Patent application number | Description | Published |
|---|---|---|
| 20090017625 | Methods For Removing Gate Sidewall Spacers In CMOS Semiconductor Fabrication Processes - Semiconductor fabrication processes are provided for removing sidewall spacers from gate structures while mitigating or otherwise preventing defect mechanisms such as damage to metal silicide structures or otherwise impeding or placing limitations on subsequent process flows. | 01-15-2009 |
Jong Ho Yang, Seongnam-City KR
| Patent application number | Description | Published |
|---|---|---|
| 20100197093 | STRESS OPTIMIZATION IN DUAL EMBEDDED EPITAXIALLY GROWN SEMICONDUCTOR PROCESSING - A method of manufacturing dual embedded epitaxially grown semiconductor transistors is provided, the method including depositing a first elongated oxide spacer over first and second transistors of different types, depositing a first elongated nitride spacer on the first oxide spacer, depositing a first photoresist block on the nitride spacer above the first transistor, etching the first nitride spacer above the second transistor, implanting a first halo around the second transistor, etching a first recess in an outer portion of the first halo, stripping the first photoresist above the first transistor, forming a first epitaxially grown semiconductor material in the first recess, implanting a first extension in a top portion of the first material, depositing an elongated blocking oxide over the first and second transistors and first extension, depositing a second photoresist block on the blocking oxide above the second transistor and first extension, etching the blocking oxide and first nitride spacer above the first transistor, implanting a second halo around the first transistor, etching a second recess in an outer portion of the second halo, stripping the second photoresist above the second transistor, forming a second epitaxially grown semiconductor material in the second recess, implanting a second extension in a top portion of the second material, etching the blocking oxide above the second transistor, etching nitride caps from the first and second transistors, depositing a second elongated oxide spacer on the first and second transistors, depositing a second elongated nitride spacer on the second oxide spacer, etching the second nitride spacer to leave nitride sidewalls around gates of the first and second transistors, and implanting deep sources and drains in the first and second transistors. | 08-05-2010 |
Jong Ho Yang, Fishkill, NY US
| Patent application number | Description | Published |
|---|---|---|
| 20090289379 | Methods of Manufacturing Semiconductor Devices and Structures Thereof - Methods of manufacturing semiconductor devices and structures thereof are disclosed. In one embodiment, a method of manufacturing a semiconductor device includes forming recesses in a first region and a second region of a workpiece. The first region of the workpiece is masked, and the recesses in the second region of the workpiece are filled with a first semiconductive material. The second region of the workpiece is masked, and the recesses in the first region of the workpiece are filled with a second semiconductive material. | 11-26-2009 |
Jong-Ho Choi, Los Alamos, NM US
| Patent application number | Description | Published |
|---|---|---|
| 20100003569 | CHALCOGEN CATALYSTS FOR POLYMER ELECTROLYTE FUEL CELL - A methanol-tolerant cathode catalyst and a membrane electrode assembly for fuel cells that includes such a cathode catalyst. The cathode catalyst includes a support having at least one transition metal in elemental form and a chalcogen disposed on the support. Methods of making the cathode catalyst and membrane electrode assembly are also described. | 01-07-2010 |
Jong-Ho Hong, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20110120171 | AIR COOLING TYPE CHILLER - An air-cooling type chiller is provided. The chiller may include a plurality of fans, and an intermediate device provided between adjacent fans of the plurality of fans. When one of the fans is disabled, air is not drawn in through the disabled fan due to the intermediate device, but instead may pass through a condenser, thereby minimizing degradation in condensing efficiency. The intermediate device may be formed as an auxiliary condenser so that any air drawn in through a disabled fan passes through the auxiliary condenser, also minimizing impact on condensing efficiency. | 05-26-2011 |
Jong-Ho Jung, Yongin-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20110163937 | MULTIBAND ANTENNA USING ELECTROMAGNETIC COUPLING - A multi-band antenna using electromagnetic coupling includes a first carrier; a first antenna pattern, which is formed on the first carrier and which includes a power feed part and a radiator part; a second carrier; and a second antenna pattern formed on the second carrier. The first and second carriers are arranged such that the first and second antenna patterns are separated by a particular distance, and the second antenna pattern is not connected to a ground or a power feed line but is formed independently on the second carrier to be fed by electromagnetic coupling with the power feed part of the first antenna pattern. Thus, the multi-band antenna can employ a single power feed setup. Also, the impact on the human body of the frequency signals generated by a terminal can be reduced, and property changes caused by the hand effect and the head effect can be minimized. | 07-07-2011 |
Jong-Ho Jung, Yongin KR
| Patent application number | Description | Published |
|---|---|---|
| 20100033398 | MODULAR ACTIVE ANTENNA FOR RECEIVING MULTIPLE BROADCASTING SIGNALS - The present invention relates to a modular active antenna for receiving multiple broadcast signals. The modular active antenna includes an internal antenna, an active module and a printed circuit board. The internal antenna is formed in a polyhedral shape having an open bottom surface and configured to receive multiple broadcast frequency signals. The active module is arranged below the internal antenna to constitute a single module together with the internal antenna and is configured to selectively perform impedance matching on any one of the multiple broadcast frequency signals received by the internal antenna. The printed circuit board is configured to allow the internal antenna and the active module to be mounted thereon and is provided with a ground surface formed on the bottom thereof. | 02-11-2010 |
Jong-Ho Jung, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20120026064 | WIDEBAND ANTENNA USING COUPLING MATCHING - A wide-band antenna using coupling matching is disclosed. The antenna may include a first conductive element, which is electrically connected with a ground; a second conductive element, which is electrically connected with a power feed point and formed parallel to the first conductive element with a particular distance in-between; and a third conductive element for emitting an RF signal that extends from the first conductive element, where the first conductive element and the second conductive element have a particular length such that progressive waves are generated and sufficient coupling is achieved. According to certain aspects of the present invention, a internal type multi-band antenna having wide-band characteristics can be provided, by using coupling matching for multi-band design. | 02-02-2012 |
| 20120032870 | BROADBAND ANTENNA USING COUPLING MATCHING WITH SHORT-CIRCUITED END OF RADIATOR - An antenna, where an end point of a radiator is shorted, using coupling matching is disclosed. The antenna includes a first conductive element connected electrically to a first ground, a second conductive element connected electrically to a feeding part, and spaced from the first conductive element by a certain distance, a third conductive element extending from the first conductive element and configured to output a RF signal, an end point of the third conductive element being coupled to a second ground. Here, the first conductive element and the second conductive element have a certain length so that a travelling wave is generated and enough coupling is provided. The antenna provides wide band characteristics while maintaining a low profile structure. The frequency characteristics of the antenna are not changed significantly due to external factors such as hand effect and head effect. | 02-09-2012 |
| 20120133562 | INTERNAL ANTENNA JOINED TO TERMINAL HOUSING - An internal antenna for attaching to a terminal housing is disclosed. The antenna includes: a perpendicular structure formed in a perpendicular direction to a substrate and positioned in contact with an inner wall of a housing; a first conductive member electrically connected to a power feed and joined to the perpendicular structure to extend in a perpendicular direction to the substrate; and a second conductive member electrically connected to a ground, joined to the perpendicular structure, and separated by a particular distance from the first conductive member to extend in a perpendicular direction to the substrate. The first conductive member is joined to the inner wall of the housing to extend in a first direction orthogonal to the perpendicular direction, and the second conductive member is joined to the inner wall of the housing to extend in the first direction at a particular distance from the first conductive member. | 05-31-2012 |
Jong-Ho Kang, Kyoungki-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20090116601 | Clock data recovery circuit and method for operating the same - A clock data recovery (CDR) circuit occupies a small area required in a high-integration semiconductor device, electronic device and system and is easy in design modification. The CDR circuit includes a digital filter configured to filter phase comparison result signals received during predetermined periods and output control signals, a driver configured to control the digital filter by adjusting the predetermined periods, and an input/output circuit configured to recognize an input and output of data and clock in response to the control signals. | 05-07-2009 |
Jong-Ho Kang, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20080272659 | Electro-Magnetic Force Driving Actuator and Circuit Breaker Using the Same - An electromagnetic force driving actuator and a circuit breaker using the same is disclosed. The actuator comprises a casing that forms two paths having a certain length in longitudinal direction, and forms a middle wall by the two paths; a main magnetic field generation element that is allocated on the both face wall of the two paths of the casing; and a moving element that, as the middle wall is located in the center, a coil, which is bound in the orthogonal direction to longitudinal direction of the paths, is in a body that its left and right sides passes through the paths and its front and back side are exposed to outside, when forward direction or reverse direction current is provided in the coil, moves forward and backward along the longitudinal direction of the paths. | 11-06-2008 |
Jong-Ho Lim, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20090194805 | Non-Volatile Memory Device - A non-volatile memory device includes a substrate, an active region, an isolation layer, a tunnel insulation layer, a floating gate, a dielectric layer and a control gate. The active region includes an upper active region having a first width, and a lower active region beneath the upper active region and having a second width substantially larger than the first width. The isolation layer is adjacent to the active region. The tunnel insulation layer is on the upper active region. The floating gate is on the tunnel insulation layer and has a third width substantially larger than the first width. The dielectric layer is on the floating layer. The control gate is on the dielectric layer. | 08-06-2009 |
| 20090315094 | Nonvolatile Memory Device - Provided is a nonvolatile memory device having a three dimensional structure. The nonvolatile memory device includes a plurality of stacked semiconductor layers and a plurality of memory cell transistors which is formed on each of a plurality of semiconductor layers and serially connected. Memory cell transistors disposed on different semiconductor layers are serially connected to include one cell string forming a current path in a plurality of semiconductor layers, a first selection transistor serially connected to one edge portion of the cell string and a second selection transistor serially connected to the other edge portion of the cell string. | 12-24-2009 |
| 20110310665 | Nonvolatile Memory Device - Provided is a nonvolatile memory device having a three dimensional structure. The nonvolatile memory device includes a plurality of stacked semiconductor layers and a plurality of memory cell transistors which is formed on each of a plurality of semiconductor layers and serially connected. Memory cell transistors disposed on different semiconductor layers are serially connected to include one cell string forming a current path in a plurality of semiconductor layers, a first selection transistor serially connected to one edge portion of the cell string and a second selection transistor serially connected to the other edge portion of the cell string. | 12-22-2011 |
Jong-Ho Moon, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20120132078 | Dry Carbon Dioxide Capture Apparatus - Disclosed is a dry carbon dioxide capture apparatus with improved carbon dioxide capture efficiency through preventing gas backflows into vertical transport lines. The dry CO2 capture apparatus includes a capture reactor having a capture buffer chamber on the bottom side, a capture diffusion plate on top of the capture buffer chamber, and adsorbent particles in a space above the capture diffusion plate; a first separator connected to the capture reactor through a vertical transport line; a regenerator having a regeneration buffer chamber on the bottom side, a regenerating diffusion plate on top of the regeneration buffer chamber, and adsorbent particles in a space above the regenerating diffusion plate; a second separator connected to the regenerator through a gas separation line; and a second particle transfer line connected to the regenerator at one end and connected to the capture reactor at the other end. | 05-31-2012 |
Jong-Ho Shin, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20090253463 | MOBILE TERMINAL AND MENU CONTROL METHOD THEREOF - A mobile terminal including an input unit configured to receive an input to activate a voice recognition function on the mobile terminal and a memory configured to store multiple domains related to menus and operations of the mobile terminal. It further includes a controller configured to access a specific domain among the multiple domains included in the memory based on the received input to activate the voice recognition function, to recognize user speech based on a language model and an acoustic model of the accessed domain, and to determine at least one menu and operation of the mobile terminal based on the accessed specific domain and the recognized user speech. | 10-08-2009 |
| 20090254351 | MOBILE TERMINAL AND MENU CONTROL METHOD THEREOF - A mobile terminal including an input unit configured to receive an input to activate a voice recognition function on the mobile terminal, a memory configured to store information related to operations performed on the mobile terminal, and a controller configured to activate the voice recognition function upon receiving the input to activate the voice recognition function, to determine a meaning of an input voice instruction based on at least one prior operation performed on the mobile terminal and a language included in the voice instruction, and to provide operations related to the determined meaning of the input voice instruction based on the at least one prior operation performed on the mobile terminal and the language included in the voice instruction and based on a probability that the determined meaning of the input voice instruction matches the information related to the operations of the mobile terminal. | 10-08-2009 |
| 20090306980 | MOBILE TERMINAL AND TEXT CORRECTING METHOD IN THE SAME - A mobile terminal including a voice receiving unit configured to receive input voice, a controller configured to convert the received input voice to text, a display configured to display the converted text, and an input unit configured to select a word included in the displayed converted text. Further, the controller is further configured to control the display to display a plurality of possible candidate words corresponding to the selected word in an arrangement in which a corresponding displayed candidate word is displayed with a proximity from the selected word that is based on how similar the corresponding candidate word is to the selected word. | 12-10-2009 |
| 20090313014 | MOBILE TERMINAL AND METHOD FOR RECOGNIZING VOICE THEREOF - A method for detecting a character or a word emphasized by a user from a voice inputted in a mobile terminal to refer it as meaningful information for a voice recognition, or emphatically displaying the user-emphasized character or word in a pre-set format when the inputted voice is converted into text, and a mobile terminal implementing the same are disclosed. The mobile terminal includes: a microphone to receive a voice of user; a controller to convert the received voice into corresponding text and detect a character or a word emphatically pronounced by the user from the voice; and a display unit to emphatically display the detected character or word in a pre-set format when the converted text is displayed. | 12-17-2009 |
| 20120130712 | MOBILE TERMINAL AND MENU CONTROL METHOD THEREOF - A mobile terminal including an input unit configured to receive an input to activate a voice recognition function on the mobile terminal, a memory configured to store information related to operations performed on the mobile terminal, and a controller configured to activate the voice recognition function upon receiving the input to activate the voice recognition function, to determine a meaning of an input voice instruction based on at least one prior operation performed on the mobile terminal and a language included in the voice instruction, and to provide operations related to the determined meaning of the input voice instruction based on the at least one prior operation performed on the mobile terminal and the language included in the voice instruction and based on a probability that the determined meaning of the input voice instruction matches the information related to the operations of the mobile terminal. | 05-24-2012 |
Jong-Ho Song, Suwon-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20080209080 | COMPUTER SYSTEM AND CONTROL METHOD THEREOF - A computer system include an operation performing unit which performs at least one operation, a manipulation information producing unit which senses user's manipulation to produce direction information and motion amount information corresponding to an amount of motion in a direction corresponding to the direction information, a mode selection unit which inputs user's selection about a manipulation mode, and a controller which controls the operation performing unit based on the direction information which is produced by the manipulation information producing unit, or controls the operation performing unit based on the direction information and the motion amount information, according to the user's selection inputted through the mode selection unit. | 08-28-2008 |
| 20080270114 | PORTABLE COMPUTER AND CONTROL METHOD THEREOF - A portable computer operates by an operating system (OS) corresponding to a predetermined language, and includes a keypad unit which includes a plurality of input keys and has a key array corresponding to a plurality of languages, a system unit which operates according to at least one key value, and a control unit which determines the language according to which the OS operates, and controls the system unit to operate according to the key value corresponding to an input key which is selected according to the key array corresponding to the language. | 10-30-2008 |
Jong-Ho Yang, Sengnam-City KR
| Patent application number | Description | Published |
|---|---|---|
| 20110171794 | TRANSISTOR FORMATION USING CAPPING LAYER - A method of transistor formation using a capping layer in complimentary metal-oxide semiconductor (CMOS) structures is provided, the method including: depositing a conductive layer over an n-type field effect transistor (nFET) and over a p-type field effect transistor (pFET); depositing a capping layer directly over the conductive layer; etching the capping and conductive layers to form a capped gate conductor to gates of the nFET and pFET, respectively; ion-implanting the nFET transistor with a first dopant; and ion-implanting the pFET transistor with a second dopant, wherein ion-implanting a transistor substantially dopes its source and drain regions, but not its gate region. | 07-14-2011 |
Jong-Ho Yang, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20100197124 | Methods of Forming Semiconductor Devices Using Plasma Dehydrogenation and Devices Formed Thereby - A semiconductor integrated circuit device with enhanced reliability is provided. The semiconductor integrated circuit device includes a semiconductor substrate; a gate insulation film that is provided on the semiconductor substrate; a gate electrode that is provided on the gate insulation film; and a sidewall spacer that is provided on side walls of the gate insulation film and the gate electrode and includes, wherein the sidewall spacer has a first sidewall spacer in contact with the gate electrode and a second sidewall spacer formed on the side walls of the first sidewall spacer, and a ratio of an Si—OH area to an Si—O area in at least one of the first and second sidewall spacers is 0.05 or less, as measured by Fourier Transform InfraRed (FTIR). | 08-05-2010 |