Joichi
Joichi Bita, Kawasaki JP
Patent application number | Description | Published |
---|---|---|
20100011129 | STORAGE DEVICE AND CONTROL UNIT - A storage and a controller each include an assignment number-managing unit for managing the number of command-processing resources assigned corresponding to a command-sending/receiving pair in combination of an external device and a logical device receiving a data input/output-requiring command; and an assignment-controlling unit for assigning the data input/output-requiring command to the command-processing resource corresponding to the command-sending/receiving pair, the number of the command-processing resources being equal to or lower than the number to be assigned that is managed by the assignment number-managing unit. | 01-14-2010 |
Joichi Bita, Kahoku JP
Patent application number | Description | Published |
---|---|---|
20120272020 | STORAGE APPARATUS, CONTROLLER, AND METHOD OF CONTROLLING CONTROLLER - Provided are a processor generates a plurality of pieces of divided notification information, based on notification information including target information about a plurality of communication adaptors in a storage apparatus; a processor stores the plurality of pieces of divided notification information; and sends the divided notification information stored in the memory, in response to a target information obtainment request from a host apparatus, thereby, the load for notifying notification information to the host apparatus can be reduced, as well as preventing any inconsistency in notifying the notification information. | 10-25-2012 |
20120272023 | STORAGE APPARATUS, CONTROLLER, AND METHOD OF CONTROLLING CONTROLLER - Provided are a processor generates second notification information by copying first notification information including target information about all communication adaptors in a storage apparatus; updates the first notification information, upon configuration information on the communication adaptors being modified; updates, when receiving a target information obtainment request, the second notification information with second notification information; blocks, when a predetermined copy prevention condition is met, copy of the first notification information to the second notification information; and sends, when receiving the target information obtainment request, the second notification information to the host apparatus, thereby, the load for notifying notification information to the host apparatus can be reduced, as well as preventing any inconsistency in notifying the notification information. | 10-25-2012 |
Joichi Bita, Ishikawa JP
Patent application number | Description | Published |
---|---|---|
20130159557 | STORAGE DEVICE, AND STORAGE DEVICE CONTROL METHOD - A storage device includes a memory; and a processor coupled to the memory, wherein the processor executes a process comprising: calculating an upper limit value of the number of input/output processings determined based on priority set to an information processing device, a port that is an interface between the information processing device and the storage device and a memory device of the storage device; scheduling an execution order of input/output processings based on the number of input/output processings received from the information processing device and the calculated upper limit value; and executing the input/output processings in the scheduled execution order. | 06-20-2013 |
Joichi Saito, Tsuruta JP
Patent application number | Description | Published |
---|---|---|
20140027906 | SEMICONDUCTOR DEVICE, A MOBILE COMMUNICATION DEVICE, AND A METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE - There is reduced the difference in inductance between bonding wires to be coupled to two semiconductor chips stacked one over another. A semiconductor device includes external terminals, lower and upper semiconductor chips, and first and second bonding wires. The lower semiconductor chip has first bonding pads, and the upper semiconductor chip has second bonding pads. The first bonding wire couples the first bonding pad of the lower semiconductor chip and the external terminal, and the second bonding wire couples the second bonding pad of the upper semiconductor chip and the external terminal. The diameter of the second bonding wire is larger than the diameter of the first bonding wire. | 01-30-2014 |
Joichi Watanabe, Ube-Shi JP
Patent application number | Description | Published |
---|---|---|
20120245261 | FLAME-RETARDANT THERMOPLASTIC RESIN COMPOSITION AND MOLDED ARTICLE THEREOF - Provided is a flame-retardant thermoplastic resin composition in which any halogenated flame retardant is not used but a phosphoric flame retardant is used, which has flame retardancy meeting U.S. UL Standard 94 V-2, which exhibits excellent dripping performance during burning, and which is excellent in balance between properties. The flame-retardant thermoplastic resin composition contains 100 parts by mass of a copolymer mixture containing a graft copolymer (A) obtained by graft-polymerizing a rubbery polymer, a vinyl cyanide compound, and a copolymerizable vinyl compound and a vinyl copolymer (B) which is obtained by copolymerizing the vinyl cyanide compound and the copolymerizable vinyl compound and which has a mass-average molecular weight of 90,000 to 160,000 and 5 to 20 parts by mass of a phosphoric flame retardant (C) blended with the copolymer mixture. The content CB | 09-27-2012 |