Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Jinn-Shyan
Jinn-Shyan Wang, Chia-Yi TW
| Patent application number | Description | Published |
|---|---|---|
| 20090097294 | Dual-ported and-type match-line circuit for content-addressable memories - A dual-ported AND-type match-line circuit includes at least one dual-ported dynamic AND gate. The dual-ported dynamic AND gate includes a group of CAM cells and a dual-ported dynamic circuit. A group of CAM cells connected to a dual-ported dynamic circuit and to the GND. The dual-ported dynamic circuit is connected to a group of CAM cells. The dual-ported dynamic circuit includes a setting circuit, a first directing circuit, a second directing circuit, a first AND dynamic output circuit and a second AND dynamic output circuit. | 04-16-2009 |
| 20100142242 | READ AND MATCH CIRCUIT FOR LOW-VOLTAGE CONTENT ADDRESSABLE MEMORY - The present invention discloses a read and match circuit for a low-voltage content addressable memory, wherein the write circuit inputs the signals needing storing into the memory cells, and the read circuit retrieves the stored signals from the memory cells, and the match circuit compares the data stored in the memory cell with the data searched by the match circuit. As the circuits for writing, reading and matching are separated from each other and exempt from mutual interference, the present invention can achieve high reliability and low power consumption under a low-voltage operation environment without using a special fabrication process. In the present invention, the circuit is optimized to meet different requirements. The present invention enables the user to determine whether to have high speed or to have low power consumption. Further, the present invention can overcome the problems of current leakage and noise allowance in a low-voltage environment. | 06-10-2010 |
Jinn-Shyan Wang, Min-Hsiung Chia-Yi TW
| Patent application number | Description | Published |
|---|---|---|
| 20090108905 | Dynamic NP-swappable body bias circuit - A dynamic NP-swappable body bias circuit includes a core circuit, a power switch and a body bias controller. The core circuit includes a body bias terminal. The power switch includes a body bias terminal, and connects the core circuit to an external voltage supply. The body bias controller is connected to the body bias terminals of the core circuit and the power switch so that the power switch and the core circuit are under the control of the body bias controller. | 04-30-2009 |
Jinn-Shyan Wang, Ming-Hsiung TW
| Patent application number | Description | Published |
|---|---|---|
| 20090059639 | Tree-style and-type match circuit device applied to content addressable memory - A tree-style AND-type match circuit device applied to the content addressable memory (CAM) is provided. In this tree-style AND-type match circuit device, a plurality of AND-type match circuit groups branchingly connect with each other by a first AND logic gate. The tree-style AND-type match circuit increases the parallelism of the evaluation of the entire match circuit so that it can efficiently reduce the searching period and the switching activity. Thus, the switching caused by the transformation activity is also shortened. As a result, the match circuit device will not increase the loading of the clock signal so the power consumption is reduced significantly. | 03-05-2009 |