Jeffery M.
Jeffery M. Bearce, Covington, WA US
Patent application number | Description | Published |
---|---|---|
20090150022 | METHODS AND SYSTEMS OF AN AIRCRAFT MAINTENANCE PROCESS - In one embodiment, a method of managing maintenance of an aircraft is provided. In one implementation the method includes generating an electronic report that indicates a fault of the aircraft; electronically integrating the electronic report with resource data and flight schedule data to establish a repair solution for the fault; and generating an electronic work order based on the repair solution. | 06-11-2009 |
Jeffery M. Destrampe, Willis, MI US
Patent application number | Description | Published |
---|---|---|
20110030355 | Catalytic Converter and Process of Manufacture - A catalytic converter cartridge comprises multiple square, rectangular or other flat sided catalyst coated substrates, each substrate of which has each of its flat sides covered by a compressible mat material. These multiple mat covered substrates or modules are arranged into a multiple module array enclosed within a metal shell with each module preferably separated from adjacent modules by sheet metal spacers. | 02-10-2011 |
Jeffery M. Hollenback, Missoula, MT US
Patent application number | Description | Published |
---|---|---|
20150025655 | TRAFFIC MANAGEMENT SYSTEM - A real-time traffic management system comprising a main light controller module configured to monitor and control functionality of one or more traffic lights, a master control unit server software application, a network operations control module, and a network watcher application program. The main light controller module communicates with one or more coordinating light controller modules, onsite personnel, and a network operations center. The main light controller uses a camera that detects instances of vehicle demand and provides live images for situational awareness. The main light controller module comprises a global positioning satellite receiver and a light sensor for monitoring ambient lighting conditions. The network watcher application program continuously scans incoming data, monitors performance of all components in the system, and issues alerts and alarms to notify personnel of events or conditions outside of established tolerances. | 01-22-2015 |
20150061896 | TRAFFIC MANAGEMENT SYSTEM - A real-time traffic management system comprising a main light controller module configured to monitor and control functionality of one or more traffic lights, a master control unit server software application, a network operations control module, and a network watcher application program. The main light controller nodule communicates with one or more coordinating light controller modules, onsite personnel, and a network operations center. The main light controller uses a camera that detects instances of vehicle demand and provides live Images for situational awareness. The main light controller module comprises a global positioning satellite receiver and a light sensor for monitoring ambient lighting conditions. The network watcher application program continuously scans incoming data, monitors performance of all components in the system, and issues alerts and alarms to notify personnel of events or conditions outside of established tolerances. | 03-05-2015 |
Jeffery M. Kramer, Menlo Park, CA US
Patent application number | Description | Published |
---|---|---|
20140343624 | NEUROMODULATION OF SUBCELLULAR STRUCTURES WITHIN THE DORSAL ROOT GANGLION - Devices, systems and methods are provided for the targeted treatment of abnormal sensory conditions. In such conditions, physical stimuli is transduced into neuronal impulses that are subsequently transmitted to the central nervous system for processing. Such transduction is achieved by primary sensory neurons in the dorsal root ganglions. Subcellular structures on primary sensory neurons can significantly modulate the function of these neurons, thereby affecting the transduction and reducing the abnormal sensory experiences. Thus, devices, systems and methods are provided for neuromodulating subcellular structures on primary sensory neurons of the dorsal root ganglions. | 11-20-2014 |
Jeffery M. Marmaro, Aurora, CO US
Patent application number | Description | Published |
---|---|---|
20090082225 | NUCLEIC ACID ARCHIVING - This invention is directed to a process for tightly binding nucleic acid to solid phase and corresponding processes for the utilization thereof. Nucleic acid is bound to solid phase matrices exhibiting sufficient hydrophilicity and electropositivity to tightly bind the nucleic acids from a sample. These processes include nucleic acid (double or single stranded DNA and RNA) capture from high volume and/or low concentration specimens, buffer changes, washes, and volume reductions, and enable the interface of solid phase bound nucleic acid with enzyme, hybridization or amplification strategies. The tightly bound nucleic acid may be used, for example, in repeated analyses to confirm results or test additional genes in both research and commercial applications. Further, a method is described for virus extraction, purification, and solid phase amplification from large volume plasma specimens. | 03-26-2009 |
Jeffery M. Marmaro, Arurora, CO US
Patent application number | Description | Published |
---|---|---|
20130143754 | METHODS FOR MULTIPLEXING AMPLIFICATION REACTIONS - A two-step multiplex amplification reaction includes a first step which truncates the standard initial multiplex amplification round to “boost” the sample copy number by only a 100-1000 fold increase in the target. Following the first step the product is divided into optimized secondary single amplification reactions, each containing one of the primer sets that were used previously in the first or multiplexed booster step. The booster step can occur using an aqueous target nucleic acid or using a solid phase archived nucleic acid. In particular, nucleic acid sequences that uniquely identify | 06-06-2013 |
Jeffery M. Monheiser, Monroe, WA US
Patent application number | Description | Published |
---|---|---|
20090255231 | MULTIPLE PHASE POWER SUPPLY FOR ROCKET ENGINES - Conventional power supplies that actify the grids of electric rockets use an output capacitor to smooth the output DC voltage signal. Large capacitors tend to store a great amount of energy. Arcing acts to transfer this energy to create a well or pit on an accelerator grid of the electric rockets that may eventually cause repeating arcing or perforation on the accelerator grid. Various embodiments of the present invention eliminate or reduce the need to use an output capacitor. Additionally, various embodiments of the present invention use multiple phases of an input signal into the power supply to cause the output DC voltage signal to be substantially smooth. | 10-15-2009 |
20100263349 | HIGH VOLTAGE MULTIPLE PHASE POWER SUPPLY - To explore deeper expanses of space, rocket ships need rockets that can last twice as long as conventional rockets. Modern rockets use the electric field to attract and accelerate charged particles out and away from the combustion chamber. Space qualified components to increase the electric field are difficult to obtain. Various embodiments of the present subject matter use multiple phases of an input signal into the power supply to cause the output DC voltage signal to be substantially smooth. These smoother signals reduce the voltage requirements of the output diodes and capacitors thereby making them easier to obtain. | 10-21-2010 |
Jeffery M. Schottmiller, Raleigh, NC US
Patent application number | Description | Published |
---|---|---|
20140047221 | FUSING FLAG-PRODUCING AND FLAG-CONSUMING INSTRUCTIONS IN INSTRUCTION PROCESSING CIRCUITS, AND RELATED PROCESSOR SYSTEMS, METHODS, AND COMPUTER-READABLE MEDIA - Fusing flag-producing and flag-consuming instructions in instruction processing circuits and related processor systems, methods, and computer-readable media are disclosed. In one embodiment, a flag-producing instruction indicating a first operation generating a first flag result is detected in an instruction stream by an instruction processing circuit. The instruction processing circuit also detects a flag-consuming instruction in the instruction stream indicating a second operation consuming the first flag result as an input. The instruction processing circuit generates a fused instruction indicating the first operation generating the first flag result and indicating the second operation consuming the first flag result as the input. In this manner, as a non-limiting example, the fused instruction eliminates a potential for a read-after-write hazard between the flag-producing instruction and the flag-consuming instruction. | 02-13-2014 |
20140281391 | METHOD AND APPARATUS FOR FORWARDING LITERAL GENERATED DATA TO DEPENDENT INSTRUCTIONS MORE EFFICIENTLY USING A CONSTANT CACHE - A processor to a store constant value (immediate or literal) in a cache upon decoding a move immediate instruction in which the immediate is to be moved (copied or written) to an architected register. The constant value is stored in an entry in the cache. Each entry in the cache includes a field to indicate whether its stored constant value is valid, and a field to associate the entry with an architected register. Once a constant value is stored in the cache, it is immediately available for forwarding to a processor pipeline where a decoded instruction may need the constant value as an operand. | 09-18-2014 |
20140281394 | METHOD TO IMPROVE SPEED OF EXECUTING RETURN BRANCH INSTRUCTIONS IN A PROCESSOR - An apparatus and method for executing call branch and return branch instructions in a processor by utilizing a link register stack. The processor includes a branch counter that is initialized to zero, and is set to zero each time the processor decodes a link register manipulating instruction other than a call branch instruction. The branch counter is incremented by one each time a call branch instruction is decoded and an address is pushed onto the link register stack. In response to decoding a return branch instruction and provided the branch counter is not zero, a target address for the decoded return branch instruction is popped off the link register stack, the branch counter is decremented, and there is no need to check the target address for correctness. | 09-18-2014 |