Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Hyun-Suk
Hyun Suk Ahn, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20110077083 | METHOD FOR PROVIDING USER INTERFACE FOR CONTROLLING GAME - Disclosed is a user interface providing method for controlling a game play in a portable device. A user interface providing technology determines whether a received first touch input is a touch input for setting a GUI, determines a GUI setting mode, and activating at least one GUI element for controlling the game play in response to the GUI setting mode. | 03-31-2011 |
Hyun Suk Jung, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20110099524 | METHOD FOR CONTROLLING ICON DISPLAY IN MOBILE TERMINAL AND MOBILE TERMINAL THEREOF - The present disclosure relates to a method for controlling an icon display in a mobile terminal and a mobile terminal thereof, wherein the method comprises: generating a plurality of menu screens having a plurality of icons and displaying a first menu screen on a touch screen, the first menu screen being at least one of the plurality of menu screens; additionally displaying a set-up menu screen which is stored in a memory of the mobile terminal, the set-up menu screen including a menu icon; displaying a second menu screen if a flicking signal is generated on the first menu; and displaying an instant icon of a selected menu icon on the second menu icon if the selected menu icon of the set-up menu screen is moved to the second menu screen. | 04-28-2011 |
Hyun Suk Kwak, Gwangju-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20100156029 | IMAGE FORMING APPARATUS AND PAPER FEEDING METHOD THEREOF - A paper feeding mechanism, an image forming apparatus employing the same and a paper feeding method thereof are disclosed. In an image forming apparatus capable of performing the printing operations at a particular printing operation that calls for a particular corresponding reference paper feeding speed, a reduction in the paper feeding noise may be achieved by providing a pickup roller operable at pickup/feeding speed that is slower than the reference feeding speed called for by the particular printing speed and a registration roller operable at the reference feeding speed. In addition, the pickup period at which the pickup roller picks up successive sheets of paper may be shortened to account for the slower operating speed of the pickup roller. | 06-24-2010 |
| 20110107779 | Frost detecting apparatus, and cooling system and refrigerator having the same - A frost detecting apparatus including a first electrode to generate an electric field in a frost detection region, a second electrode to prevent the electric field from leaking into a frost non-detection region, an insulator arranged between the first electrode and the second electrode, to insulate the first electrode, and a shield arranged around an exposed portion of the insulator, to prevent the electric field from leaking into the frost non-detection region through the exposed portion of the insulator. As the same potential is established at the first and second electrodes, it is possible to prevent electric field from leaking into a frost non-detection region through side surfaces of the first electrode. Accordingly, the electric field is varied only by frost formed in a frost detection region, so that it is possible to more accurately detect formation of frost and the amount of the formed frost. | 05-12-2011 |
| 20110185755 | Cooling apparatus and frost detecting method thereof - A cooling apparatus including a frost sensor to sense frost, a multiplexer having a first input terminal, to which the frost sensor is connected, and a second input terminal as a non-connected input terminal, a signal processor to subtract a signal input through the second input terminal from a signal input through the first input terminal, and to output a signal obtained by the subtraction, and a controller to detect an amount of frost sensed by the frost sensor, based on the output signal from the signal processor. It is possible to easily and accurately determine noise contained in a signal received from the frost sensor by determining, as noise, the signal received from the input terminal, to which the frost sensor is not connected, and subtracting the noise from the signal received from each input terminal, to which the frost sensor is connected. | 08-04-2011 |
Hyun Suk Lee, Suwon KR
| Patent application number | Description | Published |
|---|---|---|
| 20090168908 | APPARATUS AND METHOD FOR ESTIMATING DELAY SPREAD OF MULTI-PATH FADING CHANNEL IN OFDM SYSTEM - Provided is an apparatus for estimating a delay spread of a multi-path fading channel in an Orthogonal Frequency Division Multiplexing (OFDM) system. The apparatus is applied to an OFDM receiver including a channel equalization unit compensating channel distortion by estimating channel distortion at pilot locations with respect to output signals of an FFT unit. | 07-02-2009 |
| 20100158144 | SAMPLING FREQUENCY OFFSET ESTIMATION APPARATUS AND METHOD OF OFDM SYSTEM - A sampling frequency offset estimation apparatus of an orthogonal frequency division multiplexing (OFDM) system according to an aspect of the invention may include: a first differential operation unit performing complex conjugate multiplication of scattered pilots of complex symbols subjected to a fast Fourier transform (FFT) in an OFDM receiver; an interpolation unit repeating an operation of obtaining a median complex symbol between two consecutive symbols among complex symbols having first phase difference information from the first differential operation unit by a predetermined number; a second differential operation unit performing complex conjugate multiplication of two consecutive median complex symbols among median complex symbols from the interpolation unit; and a sampling frequency offset estimation unit estimating sampling frequency offset using complex symbols having second phase difference information from the second differential operation unit. | 06-24-2010 |
Hyun Suk Sung, Buk-Gu KR
| Patent application number | Description | Published |
|---|---|---|
| 20090004847 | Method of manufacturing semiconductor device - Disclosed is a method of manufacturing a semiconductor device, in which a high-temperature SOD (spin on dielectric) annealing process is performed to prevent a SOD crack, and a nitride film, serving as a capping layer, is formed over the entire surface of a bit line pattern to prevent a tungsten layer, which is a bit line electrode layer, from being oxidized during the high-temperature annealing process. | 01-01-2009 |
Hyun Suk Yoon, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20110192980 | SYSTEM AND METHOD FOR COMPENSATING FOR ANODE GAIN NON-UNIFORMITY IN MULTI-ANODE POSITION SENSITIVE PHOTOMULTIPLIER TUBE - The present invention relates to a system and method for compensating for anode gain non-uniformity in a Multi-anode Position Sensitive Photomultiplier Tube (PS-PMT), in which a compensation unit is disposed between the multi-anode position sensitive photomultiplier tube and a position detection circuit unit and configured to uniform a current signal inputted to the position detection circuit unit, thereby compensating for anode gain non-uniformity. In accordance with the present invention, the compensation unit for changing resistance is used. Accordingly, there is an advantage in that the gain non-uniformity of each of the anodes of the PS-PMT can be compensated for. Furthermore, the gain non-uniformity of each of the anodes of the PS-PMT is compensated for by changing resistance values of the variable resistances of the compensation unit. Accordingly, there is an advantage in that the interaction positions of gamma rays can be calculated more precisely. | 08-11-2011 |
Hyun Suk Yu, Uiwang-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20090169896 | Sheet with hard coating and associated methods - Disclosed herein is a plastic sheet with good anti-fouling properties, impact resistance, anti-static properties, and scratch resistance. The plastic sheet includes a transparent substrate, a first hard coat layer comprising a fluoroacrylate copolymer on one surface of the transparent substrate, and a second hard coat layer comprising a bisphenol-based resin and a conductive filler on the other surface of the transparent substrate. | 07-02-2009 |
Hyun-Suk Baek, Bundang-Gu KR
| Patent application number | Description | Published |
|---|---|---|
| 20100214075 | APPARATUS AND METHOD FOR FAILURE MANAGEMENT OF RFID MIDDLEWARE MANAGEMENT SYSTEM - An object of the present invention is to provide apparatus and method for failure management of a RFID middleware management system for providing optimum failure detection and restoring technologies to the RFID middleware management system for supporting more exquisite and faster failure detection and restoration. | 08-26-2010 |
Hyun-Suk Jin, Youngdo-Gu KR
| Patent application number | Description | Published |
|---|---|---|
| 20100081223 | ARRAY SUBSTRATE FOR A REFLECTIVE LIQUID CRYSTAL DISPLAY DEVICE AND MANUFACTURING METHOD FOR THE SAME - An array substrate of a reflective liquid crystal display device including gate and data lines on the substrate, a thin film transistor adjacent to where a gate line and a data line cross over each other, wherein the thin film transistor has a gate electrode, a source electrode and a drain electrode, a passivation layer with an uneven surface having curved profiles that are asymmetric over the thin film transistor, and an opaque conductive pixel electrode having a reflective surface with curved profiles that are asymmetric on the passivation layer. | 04-01-2010 |
Hyun-Suk Kim, Hwaseong-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20120025187 | Transistors, methods of manufacturing transistors, and electronic devices including transistors - Transistors, methods of manufacturing the transistors, and electronic devices including the transistors. The transistor may include an oxide channel layer having a multi-layer structure. The channel layer may include a first layer and a second layer that are sequentially arranged from a gate insulation layer. The first layer may be a conductor, and the second layer may be a semiconductor having a lower electrical conductivity than that of the first layer. The first layer may become a depletion region according to a gate voltage condition. | 02-02-2012 |
Hyun-Suk Kim, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20080242010 | At least penta-sided-channel type of finfet transistor - An at least penta-sided-channel type of FinFET transistor may include: a base; a semiconductor body formed on the base, the body being arranged in a long dimension to have source/drain regions sandwiching a channel region, at least the channel, in cross-section transverse to the long dimension, having at least five planar surfaces above the base; a gate insulator on the channel region of the body; and a gate electrode formed on the gate insulator. | 10-02-2008 |
| 20090159962 | Non-Volatile Memory Devices - Non-volatile memory devices are provided including a control gate electrode on a substrate; a charge storage insulation layer between the control gate electrode and the substrate; a tunnel insulation layer between the charge storage insulation layer and the substrate; a blocking insulation layer between the charge storage insulation layer and the control gate electrode; and a material layer between the tunnel insulation layer and the blocking insulation layer, the material layer having an energy level constituting a bottom of a potential well. | 06-25-2009 |
| 20110101439 | INTERCONNECTION STRUCTURES FOR SEMICONDCUTOR DEVICES - An interconnection structure for a semiconductor device includes an inter-level insulation layer disposed on a semiconductor substrate. First contact constructions penetrate the inter-level insulation layer. Second contact constructions penetrate the inter-level insulation layer. Metal interconnections connect the first contact constructions to the second contact constructions on the inter-level insulation layer. The first contact constructions include first and second plugs stacked in sequence and the second contact constructions include the second plug. | 05-05-2011 |
| 20110198685 | Non-Volatile Memory Devices - Non-volatile memory devices are provided including a control gate electrode on a substrate; a charge storage insulation layer between the control gate electrode and the substrate; a tunnel insulation layer between the charge storage insulation layer and the substrate; a blocking insulation layer between the charge storage insulation layer and the control gate electrode; and a material layer between the tunnel insulation layer and the blocking insulation layer, the material layer having an energy level constituting a bottom of a potential well. | 08-18-2011 |
Hyun-Suk Ko, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20090134814 | BACKLIGHT UNIT, DISPLAY DEVICE COMPRISING THE SAME, AND CONTROL METHOD THEREOF - A backlight unit includes a plurality of light source units arranged in a matrix form, a light source controller outputting a dimming signal to control a brightness of the light source units and a latch signal to control a light source unit row of the plurality of light source units to be sequentially driven according to a predetermined scanning period, and a plurality of light source driving units connected to light source unit columns of the plurality of light source units and supplying driving signals corresponding to the dimming signal to the light source units in the light source unit columns. | 05-28-2009 |
Hyun-Suk Lee, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20090039404 | CAPACITOR FOR A SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME - In a capacitor having a high dielectric constant, the capacitor includes a cylindrical lower electrode, a dielectric layer and an upper electrode. A metal oxide layer is formed on inner, top and outer surfaces of the lower electrode as the dielectric layer. A first sub-electrode is formed on a surface of the dielectric layer along the profile of the lower electrode and a second sub-electrode is continuously formed on the first sub-electrode corresponding to the top surface of the lower electrode, so an opening portion of the lower electrode is covered with the second sub-electrode. The first and second sub-electrodes include first and second metal nitride layers in which first and second stresses are applied, respectively. Directions of the first and second stresses are opposite to each other. Accordingly, cracking is minimized in the upper electrode with the high dielectric constant, thereby reducing current leakage. | 02-12-2009 |
| 20090098733 | METHOD OF FORMING METAL LAYER USED IN THE FABRICATION OF SEMICONDUCTOR DEVICE - A method of forming a metal layer on the conductive region of a semiconductor device includes concurrently supplying a mixture gas including a hydrogen gas and a metal chloride compound gas, and a purge gas into a chamber having a sealed space for a predetermined time, thereby forming a first metal layer on the semiconductor substrate, using a plasma enhanced chemical vapor deposition (PECVD) method. The hydrogen gas and metal chloride gases are thereafter alternately supplied for a predetermined time while the purge gas is continuously supplied into the chamber, thereby forming a second metal layer on the first metal layer, using a PECVD method. Deterioration of semiconductor devices due to high heat by a conventional CVD method can be prevented using a PECVD method as a low temperature process, thereby improving a production yield. | 04-16-2009 |
Hyun-Suk Lee, Suwon-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20080308784 | VARIABLE RESISTANCE NON-VOLATILE MEMORY CELLS AND METHODS OF FABRICATING SAME - Methods of fabricating integrated circuit memory cells and integrated circuit memory cells are disclosed. An integrated circuit memory cell can be fabricated by forming an ohmic layer on an upper surface of a conductive structure and extending away from the structure along at least a portion of a sidewall of an opening in an insulation layer. An electrode layer is formed on the ohmic layer. A variable resistivity material is formed on the insulation layer and electrically connected to the electrode layer. | 12-18-2008 |
| 20090070759 | ELECTRONIC APPARATUS AND PROGRAM DOWNLOADING METHOD THEREOF - A method by which an electronic apparatus downloads a program includes receiving program information regarding a utility program from an external apparatus, and determining whether the utility program is executable, and downloading the utility program from the external apparatus if a determination is made that the utility program is executable. Therefore, checking whether a utility program is executable is possible prior to downloading of the utility program. A user may efficiently use the utility program, and user convenience may be enhanced. | 03-12-2009 |
| 20100129947 | Resistance-variable memory device, method for fabricating the same and memory system including the same - In the method of fabricating the variable-resistance memory device, a substrate including a conductive region is provided, and a preliminary lower electrode is formed on the conductive region. A lower electrode is formed by oxidizing an upper portion of the preliminary lower electrode. A phase-change material layer is formed on the lower electrode. | 05-27-2010 |
| 20100243982 | VARIABLE RESISTANCE NON-VOLATILE MEMORY CELLS AND METHODS OF FABRICATING SAME - Methods of fabricating integrated circuit memory cells and integrated circuit memory cells are disclosed. An integrated circuit memory cell can be fabricated by forming an ohmic layer on an upper surface of a conductive structure and extending away from the structure along at least a portion of a sidewall of an opening in an insulation layer. An electrode layer is formed on the ohmic layer. A variable resistivity material is formed on the insulation layer and electrically connected to the electrode layer. | 09-30-2010 |
Hyun-Suk Lee, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20090273659 | MOBILE TERMINAL AND METHOD FOR CONTROLLING VIDEO CALL THEREOF - A mobile terminal including an input unit configured to receive an instruction from a first user to perform a video call communication with at least a second user, a display unit, a voice recognition module configured to recognize input voice statements conducted during the video call communication between the first and second users, and a controller configured to perform the video call communication between the first and second users based on the instruction from the first user, to control the display unit to display images of the first and second users, to detect a voice statement from the first user designating the second user by examining the voice statements recognized by the voice recognition module, and to emphatically display the image of the second user compared with the image of the first user based on the detected voice statement from the first user. | 11-05-2009 |
Hyun-Suk Shin, Gyeongsangbuk-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20100222117 | SLIDING MODULE FOR SLIDE-TYPE PORTABLE COMMUNICATION APPARATUS - A sliding module for a slide-type portable communication apparatus including a main body and a sliding body which slides on the main body along a sliding distance provided from a start position to an end position. The sliding module includes a fixed plate engaged with the main body, a moving plate being engaged with the sliding body and sliding along the sliding distance. A sliding module is provided between the fixed plate and the moving plate and provides a dead point position between the start position and a center position of the sliding distance, or closer to the start position to slide the moving plate. The dead position prevents the accidental closing of the sliding body and loss of communication if a user's hand slips during the opening of the sliding body to expose a portion of the main body. | 09-02-2010 |
| 20110130178 | SLIDING-TYPE PORTABLE TERMINAL - A sliding-type portable terminal including a first housing, a second housing assembled with the first housing in such that the second housing is linearly movable relative to the first housing while being in contact with the first housing. The second housing is formed of a front case and a rear case, and sliding rails are assembled with inner surfaces on both sides of the rear case, respectively. A sliding guide is arranged on the first housing, and includes first guide grooves slidably holding both sides of the rear case. Second guide grooves extend with the first guide grooves in parallel and slidably holding the sliding rails, respectively. The portable terminal restricts unnecessary movement of the second housing relative to the first housing, and achieve smooth sliding of the housings. | 06-02-2011 |