Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Hyun-Su
Hyun Su An, Gumi-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20100133579 | III-Nitride Semiconductor Light Emitting Device - The present disclosure relates to a III-nitride semiconductor light-emitting device including: a plurality of III-nitride semiconductor layers having a first III-nitride semiconductor layer having a first conductivity type, a second III-nitride semiconductor layer having a second conductivity type different from the first conductivity type, and an active layer disposed between the first III-nitride semiconductor layer and the second III-nitride semiconductor layer and generating light by recombination of electrons and holes; a bonding pad electrically connected to the plurality of III-nitride semiconductor layers; a protection film disposed over the bonding pad; and a buffer pad disposed between the bonding pad and the protection film and formed to expose the bonding pad. | 06-03-2010 |
Hyun Su Hong, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20100216517 | METHOD FOR RECOGNIZING MOTION BASED ON MOTION SENSOR AND MOBILE TERMINAL USING THE SAME - A method for recognizing motion based on a motion sensor and a mobile terminal using the same are provided. The method includes determining an input type of the user's motion; compensating output data of the input user's motion using a compensated parameter value set corresponding to the determined input type of the user's motion; and recognizing the input user's motion by the compensated output data. The mobile terminal can uniformly recognize the user's motion regardless of the position of the mobile terminal in which a tapping motion is input and the direction in which a snapping motion is input, and thus the motion recognition rate of the mobile terminal is significantly improved. | 08-26-2010 |
Hyun Su Jang, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20090113538 | Method and system for controlling access for mobile agents in home network environments - Disclosed is a method and system for controlling access for a mobile agent in a home network environment. The method includes the steps of: issuing a role ticket to the mobile agent; verifying access authority to service requested by the mobile agent through the role ticket; and granting the mobile agent access authority to the service. Accordingly, a table for managing access authority of a user is distributed to devices, so that it is possible to provide the mobile agent access control method and system capable of minimizing network traffic in the home network environment. | 04-30-2009 |
Hyun Su Kim, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20080315312 | Semiconductor Devices Having Stacked Structures - A method of forming a semiconductor device may include forming an interlayer insulating layer on a semiconductor substrate, and the interlayer insulating layer may have a contact hole therein exposing a portion of the semiconductor substrate. A single crystal semiconductor plug may be formed in the contact hole and on portions of the interlayer insulating layer adjacent the contact hole opposite the semiconductor substrate, and portions of the interlayer insulating layer opposite the semiconductor substrate may be free of the single crystal semiconductor plug. Portions of the single crystal semiconductor plug in the contact hole may be removed while maintaining portions of the single crystal semiconductor plug on portions of the interlayer insulating layer adjacent the contact hole as a single crystal semiconductor contact pattern. After removing portions of the single crystal semiconductor plug, a single crystal semiconductor layer may be formed on the interlayer insulating layer and on the single crystal semiconductor contact pattern. A second interlayer insulating layer may be formed on the single crystal semiconductor layer, and a common contact hole may be formed through the second interlayer insulating layer, through the single crystal semiconductor layer, and through the first interlayer insulating layer to expose a portion of semiconductor substrate. In addition, a conductive contact plug may be formed in the common contact hole in contact with the semiconductor substrate. Related devices are also discussed. | 12-25-2008 |
| 20090004789 | METHOD OF FORMING SEMICONDUCTOR DEVICE HAVING STACKED TRANSISTORS - There is provided a method of forming a semiconductor device having stacked transistors. When forming a contact hole for connecting the stacked transistors to each other, ohmic layers on the bottom and the sidewall of the common contact hole are separately formed. As a result, the respective ohmic layers are optimally formed to meet requirements or conditions. Accordingly, the contact resistance of the common contact may be minimized so that it is possible to enhance the speed of the semiconductor device. | 01-01-2009 |
| 20090191699 | METHODS FOR FORMING SILICIDE CONDUCTORS USING SUBSTRATE MASKING - A plurality of spaced-apart conductor structures is formed on a semiconductor substrate, each of the conductor structures including a conductive layer. Insulating spacers are formed on sidewalls of the conductor structures. An interlayer-insulating film that fills gaps between adjacent ones of the insulating spacers is formed. Portions of the interlayer-insulating layer are removed to expose upper surfaces of the conductive layers. Respective epilayers are grown on the respective exposed upper surfaces of the conductive layers and respective metal silicide layers are formed from the respective epilayers. | 07-30-2009 |
| 20090280605 | METHOD OF FORMING SEMICONDUCTOR DEVICE HAVING STACKED TRANSISTORS - There is provided a method of forming a semiconductor device having stacked transistors. When farming a contact hole for connecting the stacked transistors to each other, ohmic layers on the bottom and the sidewall of the common contact hole are separately formed. As a result, the respective ohmic layers are optimally formed to meet requirements or conditions. Accordingly, the contact resistance of the common contact may be minimized so that it is possible to enhance the speed of the semiconductor device. | 11-12-2009 |
| 20100109094 | METHOD FOR FORMING SILICIDE CONTACTS - Contacts having different characteristics may be created by forming a first silicide layer over a first device region of a substrate, and then forming a second silicide layer over a second device region while simultaneously further forming the first silicide layer. A first contact hole may be formed in a dielectric layer over a first device region of a substrate. A silicide layer may then be formed in the first contact hole. A second contact hole may be formed after the first contact hole and silicide layer is formed. A second silicidation may then be performed in the first and second contact holes. | 05-06-2010 |
| 20100315366 | METHOD FOR RECOGNIZING TOUCH INPUT IN TOUCH SCREEN BASED DEVICE - A method for recognizing touch input in a touch screen based device is provided. The method for recognizing touch includes: checking a location of the touch input when a touch is inputted; checking a changed location of the touch when a location of the touch is changed; and recognizing that the touch is released in the location of the touch input when touch release occurs in the changed location. | 12-16-2010 |
| 20110188253 | Optically Open Stacked Type Subminiature Optical Device - An optically open stacked type subminiature optical device according to the present invention has an independent aperture stop structure to enable designing of a stable small optical device having an optical open cover structure, thus improving optical performance. Further, the optically open stacked type subminiature optical device of the present invention is configured in that the aperture stop structure is assembled with another structure into a stacked structure to establish a stable assembly together with the cover structure, thereby allowing for ease of assembly and improving productivity. | 08-04-2011 |
Hyun Su Kim, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20100175734 | Thermoelectric nanowire and method of manufacturing the same - A thermoelectric nanowire and a method of manufacturing the same, in which an oxide layer and a thermoelectric material layer, both of which have different thermal expansion coefficients, are stacked on a substrate, and a single crystal thermoelectric nanowire is grown from a thermoelectric material using the compressive stress caused by the difference between the thermal expansion coefficients. The method includes preparing a substrate on which an oxide layer is formed, forming a plurality of nanoparticles, each of which includes aluminum (Al), silver (Ag), iron (Fe) or oxides thereof, on the oxide layer, forming a thermoelectric material thin film, which has thermoelectric properties, above the oxide layer so as to include the nanoparticles formed on the oxide layer, heat-treating the substrate having the thermoelectric material thin film to grow the thermoelectric nanowire containing the nanoparticles, and cooling the substrate at room temperature after the heat-treatment. | 07-15-2010 |
Hyun Su Shin, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20090221121 | Method of Forming a Salicide Layer for a Semiconductor Device - Methods of fabricating semiconductor devices are disclosed. An illustrated example method protects spacers and active areas by performing impurity ion implantation on an oxide layer prior to etching the oxide layer. The illustrated method includes forming a gate on a semiconductor substrate, forming a spacer on a sidewall of the gate, forming an oxide layer over the substrate, forming a mask on the oxide layer to cover a non-salicide area, implanting impurity ions into a portion of the oxide layer which is not covered by the mask, removing the portion of the oxide layer which is implanted with impurity ions, performing salicidation on the substrate, and removing the mask. | 09-03-2009 |
Hyun Su Yoon, Ichon-Shi KR
| Patent application number | Description | Published |
|---|---|---|
| 20120081985 | SEMICONDUCTOR APPARATUS - A semiconductor apparatus includes: odd and even sub word line driving units configured to selectively drive odd sub word lines and even sub word lines among a plurality of sub word lines; a bit line sense amplifier including a plurality of sense amplifier driving lines which are electrically connected with bit lines; a first sense amplifier driving unit formed on one side of the bit line sense amplifier which extends in the same direction as the bit lines, and configured to drive odd sense amplifier driving lines among the plurality of sense amplifier driving lines; and a second sense amplifier driving unit formed on another side of the bit line sense amplifier which extends in the same direction as the bit lines, and configured to drive even sense amplifier driving lines among the plurality of sense amplifier driving lines according to driving of the even sub word lines. | 04-05-2012 |
Hyun-Su Bae, Icheon-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20090001514 | METAL INSULATOR METAL CAPACITOR AND METHOD OF MANUFACTURING THE SAME - A metal-insulator-metal (MIM) capacitor may include a lower metal layer including a lower metal layer including a first lower metal layer and a second lower metal layer formed on a semiconductor substrate, an upper metal layer including a first upper metal layer and a second upper metal layer formed on the lower metal layer, a capacitor dielectric layer formed between the lower metal layer and the upper metal layer, a first bonding metal layer formed on the upper metal layer and a second bonding metal layer formed on the lower metal layer, a first connection wiring formed between the upper metal layer and the first bonding metal layer for directly connect the upper metal layer to the first bonding metal layer, and a second connection wiring formed between the lower metal layer and the second bonding metal layer for directly connecting the lower metal layer to the second bonding metal layer. | 01-01-2009 |
Hyun-Su Bae, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20080317879 | Herb Composition for Asthma Maintenance Therapy and Manufacturing Method Thereof - The present invention relates to a herb composition for asthma maintenance therapy based on Chungsangboha-tang, which is known to be effective in asthma, capable of reducing the long-term suffering of asthma patients and improving their quality of lives and a manufacturing method thereof. The herbal composition of the present invention is characterized by comprising 5-18 parts by weight of | 12-25-2008 |
Hyun-Su Choi, Suwon-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20080212395 | Driver, and a semiconductor, memory device having the same - A driver may include a driving unit and/or a boosting unit. The driving unit may be configured to provide a driving signal to at least one load. The boosting unit may be configured to boost the driving signal based on transition time points of the driving signal to reduce a distortion of the driving signal. The transition time points may be time points during a transition of the driving signal from a first level to a second level. | 09-04-2008 |
| 20090267636 | Security circuit having an electrical fuse ROM - A security circuit includes an electrical fuse read only memory (ROM) including a plurality of electrical fuse units. The electrical fuse units are arranged to correspond to bit values of an initial security key before the electrical fuse ROM is programmed. | 10-29-2009 |
| 20110199809 | SECURITY CIRCUIT HAVING AN ELECTRICAL FUSE ROM - A security circuit includes an electrical fuse read only memory (ROM) including a plurality of electrical fuse units. The electrical fuse units are arranged to correspond to bit values of an initial security key before the electrical fuse ROM is programmed. | 08-18-2011 |
Hyun-Su Jang, Suwon-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20100100941 | CONTEXT-AWARE ROLE-BASED ACCESS CONTROL SYSTEM AND CONTROL METHOD THEREOF - A context-aware role-based access control system and a control method thereof. The context-aware role-based access control system includes: a context-aware user assignment manager (CAUAM) for performing a role assignment function, a role delegation function, or a role revocation function for a user according to a context of the user, based on a preset context request condition; a context-aware permission assignment manager (CAPAM) for performing a permission modification, a permission restoration, and a personalized permission modification for a permission, which the role has, according to changes in the context of the user; an information repository for storing a user profile and context information; and an access control manager (ACM) for controlling the context-aware user assignment manager, the context-aware permission assignment manager, and the information repository, and processing an access control request. Accordingly, more efficient access control can be achieved in ubiquitous environments where the context of the user dynamically changes. | 04-22-2010 |
Hyun-Su Jang, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20090077642 | COOPERATION METHOD AND SYSTEM BETWEEN SEND MECHANISM AND IPSEC PROTOCOL IN IPV6 ENVIRONMENT - The present invention relates to a method of embodying a cooperation system between SEND and IPSec in an IPv6 environment. The cooperation system between SEND and IPSec in accordance with the present invention includes: receiving an authentication completion report message including a first IP address of a host whose authentication is completed by the SEND; generating new authentication information corresponding to the host and storing the new authentication information in a temporary storage area, if authentication information for the host is not present in the temporary storage area, wherein the authentication information includes the first IP address; and if an authentication check request message including a second IP address is received from the IPSec, checking whether the second IP address is present in the temporary storage area, and sending the result of checking to the IPSec. The present invention allows the authentication information shared between SEND and IPSec in a mobile environment, where the network is frequently accessed, enabling IPSec secure communication at a lower cost. | 03-19-2009 |
Hyun-Su Kim, Hwaseong-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20100237423 | SEMICONDUCTOR DEVICES INCLUDING BURIED BIT LINES - A semiconductor device includes a plurality of channel structures on a semiconductor substrate. A bit line groove having opposing sidewalls is defined between sidewalls of adjacent ones of the plurality of channel structures. A plurality of bit lines are formed on corresponding ones of the opposing sidewalls, and the plurality of bit lines are electrically isolated from each other | 09-23-2010 |
| 20100240185 | Semiconductor device and method of manufacturing the same - A method of manufacturing a semiconductor device includes: forming a trench for forming buried type wires by etching a substrate; forming first and second oxidation layers on a bottom of the trench and a wall of the trench, respectively; removing a part of the first oxidation layer and the entire second oxidation layer; and forming the buried type wires on the wall of the trench by performing a silicide process on the wall of the trench from which the second oxidation layer is removed. As a result, the buried type wires are insulated from each other. | 09-23-2010 |
Hyun-Su Lee, Kumi-City KR
| Patent application number | Description | Published |
|---|---|---|
| 20080211792 | Liquid crystal display and method for driving the same - A liquid crystal display includes a plurality of gate lines and a plurality of data lines crossing over the gate lines while being electrically insulated from the gate lines. Pixels are placed at the cross regions of the gate and the data lines arranged in a matrix form. Each pixel has a switching circuit connected to the gate and the data lines. Data voltages are fed to the pixels such that the polarity of the pixels is inverted per a pixel group of two or more pixel rows. Gate voltages are applied to the neighboring first and second pixel groups such that the gate voltage applied to the pixel row of the first pixel group close to the second pixel group differs from the gate voltage applied to the pixel row of the first pixel group distant to the second pixel group. | 09-04-2008 |
Hyun-Su Park, Suwon-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20090115929 | BACKLIGHT UNIT, LIQUID CRYSTAL DISPLAY APPARATUS HAVING THE SAME, AND METHOD THEREOF - A backlight unit includes planar light source and light source socket. The planar light source includes upper and lower plates combined with each other and forming a light emitting space therebetween, and external electrodes disposed on surface of one of the upper and lower plates. The light source socket is disposed on a portion of the external electrodes. The light source socket includes a body, a power applying member and a fixing member. The body covers the portion of the external electrode. The power applying member is disposed inside of the body and contacts the external electrode in order to apply electric power to the planar light source. The fixing member fastens the power applying member to the external electrode such that the power applying member makes contact with the external electrode. | 05-07-2009 |
| 20090279281 | LAMP GUIDE FRAME, CONNECTING MODULE HAVING THE SAME, BACKLIGHT ASSEMBLY HAVING THE LAMP GUIDE FRAME AND METHOD OF MANUFACTURING THE BACKLIGHT ASSEMBLY - A lamp guide frame includes a frame body, a plurality of openings and a plurality of lamp socket receiving portions. The frame body guides end portions of a plurality of lamps. The openings extend in a width direction of the frame body. The openings are arranged in a longitudinal direction of the frame body. Each of the lamp socket receiving portions protrudes from a lower face of the frame body partially around an associated opening to form a receiving space receiving a lamp socket inserted into the opening. The lamp socket receiving portions are open in the width direction of the frame body. The frame body and the plurality of lamps socket receiving portions collectively define a single and continuous member. The associated opening and the receiving space of the lamp socket collectively define a continuous opening. | 11-12-2009 |
| 20090310058 | BACKLIGHT ASSEMBLY, LIQUID CRYSTAL DISPLAY APPARATUS HAVING THE SAME AND METHOD OF MANUFACTURING THE SAME - A backlight assembly includes a lamp socket unit, a printed circuit board and a lower receiving container. The printed circuit board includes a cutout portion which receives the lamp socket unit therethrough. The lower receiving container receives the lamp socket unit and the printed circuit board. The lamp socket unit is coupled to the printed circuit board, and the printed circuit board, having the lamp socket unit coupled thereto, is disposed in the lower receiving container. | 12-17-2009 |
| 20100173540 | LAMP SOCKET AND DISPLAY DEVICE HAVING THE SAME - Provided are a lamp socket structured to realize a slimmer display device, and a display device having the lamp socket. The lamp socket includes: a body portion; a connection terminal for connection of the lamp socket to a terminal of a lamp; a compliant portion which connects the body portion and the connection terminal and includes a first portion connected to the connection terminal and a second portion connected to the body portion; and one or more fixing portions which extend from the body portion, wherein the first portion and the second portion at least partially overlap each other. | 07-08-2010 |
| 20100188607 | BACKLIGHT ASSEMBLY AND DISPLAY DEVICE INCLUDING THE SAME - A backlight assembly and a display device including the backlight assembly include a light source which emits light, a light guide plate disposed adjacent to the light source and which receives the light emitted from the light source, a light source supporter including a bottom plane including a first region and a second region, and a first receiving unit including a bottom surface and a side wall. The light source and the light guide plate are disposed on the first region of the bottom plane, the second region extends from a portion of the first region on which the light source is disposed, the bottom surface is disposed opposite the light guide plate, and the side wall is disposed at an end portion of the bottom surface along a direction perpendicular to a plane defined by the bottom surface. | 07-29-2010 |
Hyun-Su Park, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20110317573 | STATION DEVICE AND METHOD OF CHECKING COMMUNICATION PERFORMANCE THEREOF - A station device includes an output unit that outputs a massage, a communication unit that communicates with a wireless access point which is movable from one place to another place, a determination unit that determines current communication performance with the wireless access point, a storage unit that stores the determined current communication performance, and a controller that compares the current communication performance with pre-stored previous communication performance and controls the output unit to output a message according to a result of the comparison. | 12-29-2011 |
Hyun-Su Yoon, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20110001514 | COMMAND CONTROL CIRCUIT FOR SEMICONDUCTOR INTEGRATED DEVICE - A command control circuit of a semiconductor integrated device includes a plurality of latches sequentially connected and receiving a command signal, and a plurality of selection switches configured to pass or to interrupt the command signal inputted to each one of the plurality of latches. | 01-06-2011 |
| 20110128794 | APPARATUS AND METHOD FOR CONTROLLING OPERATION TIMING IN SEMICONDUCTOR MEMORY DEVICE - An apparatus for controlling an operation timing in a semiconductor memory device, comprising: a shift information generator configured to generate shift information based on data path delay information and latency information; and a shift register configured to shift a command based on the shift information and produce a shifted command to control an operation timing. | 06-02-2011 |
| 20120008433 | SEMICONDUCTOR MEMORY DEVICE - A semiconductor memory device includes an open-loop-type delay locked loop (DLL) configured to generate a clock signal locked by reflecting a first delay amount which actually occurs in a data path and a second delay amount which is required for locking the clock signal, a latency control unit configured to shift an inputted command according to a latency code value corresponding to the first delay amount and latency information, and output the shifted command, and an additional delay line configured to delay the shifted command according to a delay code value corresponding to the second delay amount, and output the command of which operation timing is controlled. | 01-12-2012 |
Hyun-Su Yoon, Suwon-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20090190509 | APPARATUS AND METHOD FOR TRANSMIT/RECEIVE ANTENNA SWITCH IN A TDD WIRELESS COMMUNICATION SYSTEM - An apparatus and method in a Time Division Duplex (TDD) wireless communication system are provided. The apparatus includes two 90° hybrid couplers and a phase converter block. The two 90° hybrid couplers each separate a signal into two signals and output the two signals, and each couple two signals and output the coupled signal. The phase converter block connects between the two 90° hybrid couplers. In a transmission mode, the phase converter block identically varies phases of two signals and outputs the varied two signals to the second 90° hybrid coupler. In a reception mode, the phase converter block varies phases of two signals and outputs the varied two signals to the first 90° hybrid coupler. | 07-30-2009 |