Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Hsin-Hsien

Hsin-Hsien Li, Hsin Chu TW

Patent application numberDescriptionPublished
20110068831LOW POWER LINE DRIVER AND METHOD THEREOF - A line driver for a communications system requiring multiple power sources for different modes of operation comprises a current source and a voltage source coupled in parallel with the current source. The current source has a first terminal and a second terminal. The line driver further comprises a first source resistor coupled to the first terminal of the current source and a second source resistor coupled to the second terminal of the current source. The current source provides a driving current and the voltage source provides a driving voltage at the same time during operations of the communications system.03-24-2011
20110075741MULTIMODE ETHERNET LINE DRIVER - A multimode line driver circuit is provided. The multimode line driver circuit has a first driver circuit for receiving a first differential input signal and transmitting a first differential output signal, and a second driver circuit for receiving a second driver circuit for receiving a second differential input signal and transmitting a second differential output signal. The multimode line driver circuit also has a first switch coupling the first driver circuit to a first power supply and a second switch coupling the second driver circuit to a second power supply. The multimode line driver circuit also has a transformer coupled to the output interface for transforming the first differential output and the second differential output and a mode controller configured to close the first switch in the first mode and to close the second switch in the second mode.03-31-2011
20110163807IMPEDANCE MATCHING CIRCUIT AND METHOD THEREOF - A circuit comprises an amplifier circuit and a trimming circuit. The amplifier circuit includes an operational amplifier. The operational amplifier has a first input configured to receive input signals, and the operational amplifier also has a second input and an amplifier output. One of the first input or the second input is a negative input. The trimming circuit is coupled to the amplifier output. The trimming circuit includes a termination resistor coupled in parallel with at least one trimming resistor. The termination resistor is coupled to a first switch in series, and the trimming resistor is coupled to a second switch in series. The amplifier output is connected back to the negative input through the first switch.07-07-2011

Hsin-Hsien Li, Changhua County TW

Patent application numberDescriptionPublished
20080233802CONNECTOR WITH FILTER FUNCTION - A connector with filter function is provided. The connector has a plurality of terminal lines and plastic packages for enclosing the terminal lines. Each of the terminal lines and plastic packages/dielectric material are formed with periodically repeated pattern, so that equivalent capacitors and inductors are formed in the connector. Therefore, the connector also functions as a filter.09-25-2008
20090149068CONNECTOR WITH FILTER FUNCTION - A connector with a filter function includes a first substrate having a first surface and a second surface opposite to each other; a plurality of first terminal lines formed on the first surface of the first substrate, wherein each of the first terminal lines is further arranged periodically and repeatedly with a predetermined periodic unit pattern; a case connected to one side end of the first substrate; a second substrate having a first surface and a second surface opposite to each other and disposed in the case; and a plurality of second terminal lines having a periodic unit pattern, formed on the first surface of the second substrate, and electrically connected to the first terminal lines on the first substrate.06-11-2009

Hsin-Hsien Wu, Hsinchu City TW

Patent application numberDescriptionPublished
20100181500METHOD AND SYSTEM FOR LOW TEMPERATURE ION IMPLANTATION - A method comprises pre-cooling a first semiconductor wafer outside of a process chamber, from a temperature at or above 15° C. to a temperature below 5° C. The pre-cooled first wafer is placed inside the process chamber after performing the pre-cooling step. A low-temperature ion implantation is performed on the first wafer after placing the first wafer.07-22-2010
20100240224MULTI-ZONE SEMICONDUCTOR FURNACE - A semiconductor furnace suitable for chemical vapor deposition processing of wafers. The furnace includes a thermal reaction chamber having a top, a bottom, a sidewall, and an internal cavity for removably holding a batch of vertically stacked wafers. A heating system is provided that includes a plurality of heaters arranged and operative to heat the chamber. The heating system includes at least one top heater; at least one bottom heater, and a plurality of sidewall heaters spaced along the height of the reaction chamber to control temperature variations within in the chamber and promote uniform film deposit thickness on the wafers.09-23-2010
20100248496ROTATABLE AND TUNABLE HEATERS FOR SEMICONDUCTOR FURNACE - A semiconductor furnace suitable for chemical vapor deposition processing of wafers. The furnace includes a thermal reaction chamber having a top, a bottom, a sidewall, and an internal cavity for removably holding a batch of vertically stacked wafers. A heating system is provided that includes a plurality of rotatable heaters arranged and operative to heat the chamber. In one embodiment, spacing between the sidewall heaters is adjustable. The heating system controls temperature variations within the chamber and promotes uniform film deposit thickness on the wafers.09-30-2010
20120079289SECURE ERASE SYSTEM FOR A SOLID STATE NON-VOLATILE MEMORY DEVICE - A secure erase system for a solid state memory device is disclosed. A memory area provides a data block for storing data and a key block for storing at least one key. A translation unit maps a logical address to a physical address associated with the memory area. An encryption unit encrypts plaintext data to be written to the memory area with the associated key and decrypts the encrypted data to be read by a host with the associated key. The key associated with a logical erase group to be secure erased is deleted after receiving a command requesting to erase the data associated with the logical erase group.03-29-2012
20120098006LIGHT EMITTING DIODE PACKAGE WITH PHOTORESIST REFLECTOR AND METHOD OF MANUFACTURING - Optical emitters are fabricated by forming and shaping photoresist reflectors on a package wafer using lithography processes, and bonding Light-Emitting Diode (LED) dies to the package wafer.04-26-2012
20120104435REFRACTIVE INDEX TUNING OF WAFER LEVEL PACKAGE LEDS - Two or more molded ellipsoid lenses are formed on a packaged LED die by injecting a glue material into a mold over the LED die and curing the glue material. After curing, the refractive index of the lens in contact with the LED die is greater than the refractive index of the lens not directly contacting the LED die. At least one phosphor material is incorporated into the glue material for at least one of the lenses not directly contacting the LED die. The lens directly contacting the LED die may also include one or more phosphor material. A high refractive index coating may be applied between the LED die and the lens.05-03-2012
20120104450LIGHT EMITTING DIODE OPTICAL EMITTER WITH TRANSPARENT ELECTRICAL CONNECTORS - An optical emitter includes a Light-Emitting Diode (LED) on a package wafer, transparent insulators, and one or more transparent electrical connectors between the LED die and one or more contact pads on the packaging wafer. The transparent insulators are deposited on the package wafer with LED dies attached using a lithography or a screen printing method. The transparent electrical connectors are deposited using physical vapor deposition, chemical vapor deposition, spin coating, spray coating, or screen printing and may be patterned using a lithography process and etching.05-03-2012

Hsin-Hsien Wu, Xindian City TW

Patent application numberDescriptionPublished
20090221617LEAD COMPOUND OF ANTI-HYPERTENSIVE DRUG AND METHOD FOR SCREENING THE SAME - A system for screening a small molecule library with 250,000 molecules to find out a compound of an anti-hypertensive drug aiming at human Angiotensin II type IA receptor is provided. The system includes a first database having a three-dimensional structure datum of a human Angiotensin II type IA receptor, a second database having molecular data of a plurality of small molecules, and a computer acquiring the three-dimensional structure datum and the molecular data from the first database and the second database respectively, wherein the computer has a molecular docking software for calculating a free energy of the human Angiotensin II type IA receptor bound to each of the plurality of small molecules, ranks the plurality of small molecules according to the respective free energy so as to select a top small molecule in the ranking as the compound of the drug.09-03-2009
20110257379LEAD COMPOUND OF ANTI-HYPERTENSIVE DRUG AND METHOD FOR SCREENING THE SAME - A system for screening a small molecule library with 250,000 molecules to find out a compound of an anti-hypertensive drug aiming at human Angiotensin II type IA receptor is provided. The system includes a first database having a three-dimensional structure datum of a human Angiotensin II type IA receptor, a second database having molecular data of a plurality of small molecules, and a computer acquiring the three-dimensional structure datum and the molecular data from the first database and the second database respectively, wherein the computer has a molecular docking software for calculating a free energy of the human Angiotensin II type IA receptor bound to each of the plurality of small molecules, ranks the plurality of small molecules according to the respective free energy so as to select a top small molecule in the ranking as the compound of the drug.10-20-2011

Hsin-Hsien Wu, Kaohsiung City TW

Patent application numberDescriptionPublished
20120119606MOTOR STATOR AND ASSEMBLING METHOD THEREOF - A motor stator includes a stator unit and an auxiliary induction unit. The stator unit includes a circuit substrate, and a plurality of induction coils embedded within the circuit substrate. The auxiliary induction unit includes an insulating member, a magnetic conductor, and at least one coil winding assembly. The coil winding assembly includes a conductive rod and an auxiliary coil. The rod has an insert rod section extending through the magnetic conductor, the insulating member, and the circuit substrate, and a wound rod section permitting the auxiliary coil to be wound thereon, such that the auxiliary coil is disposed outwardly of the magnetic conductor. During assembly, the induction coil assembly is mounted to the magnetic conductor, and the insulating member is superposed on the circuit substrate. Subsequently, the rod is inserted through the insulating member and into the circuit substrate.05-17-2012
20120119607MOTOR STATOR - A motor stator includes an insulating frame having a plurality of projecting rods, an induction unit, and a plurality of conductive members. The induction unit includes an induction circuit board, a plurality of induction coils embedded within the induction circuit board, and a plurality of coil windings wound respectively on the projecting rods. The conductive members extend through the insulating frame and the induction circuit board for establishing an electrical connection between each of the induction coils and a corresponding one of the coil windings. The turn numbers of the coil windings are not limited by the area and thickness of the induction circuit board, and can be increased. Alternatively, the coil windings may be positioned to increase the magnetic pole slot number when energized. As such, a driving force of the motor stator can be increased.05-17-2012
20120119608MOTOR STATOR - A motor stator includes a stator unit and at least one auxiliary unit. The stator unit includes a circuit substrate, and a plurality of spaced-apart induction coils embedded within the circuit substrate. The auxiliary unit includes an auxiliary coil attached to and disposed outwardly of the circuit substrate.05-17-2012