Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Hong-Jun
Hong-Jun Cha, Gyeongsan KR
Hong-Jun Chen, Taipei TW
| Patent application number | Description | Published |
|---|---|---|
| 20100137461 | (Pentaphenyl)phenyl Group Containing Compound, Polymeric Derivative Thereof And Method For Forming The Same - The present invention discloses an iridium complex containing a (pentaphenyl)phenyl ligand, having the following general equation: | 06-03-2010 |
| 20110192814 | Integrally Formed Shelf - An integrally formed shelf used for being fastened to another shelf includes a main body, a back plate, and two side plates. The main body includes a first bottom plate and a second bottom plate stacked to each other. The main body has a bottom edge and two side edges, and the two side edges are connected with the bottom edge, respectively. The back plate is connected with the bottom edge, and the back plate includes a first fastening sheet extending from the bottom edge. The two side plates are connected with two sides of the back plate. Part of the respective side plate is sandwiched between the first bottom plate and the second bottom plate, and each of the side plates includes a second fastening sheet extending from the side edge. | 08-11-2011 |
Hong-Jun Chen, Taipei City TW
| Patent application number | Description | Published |
|---|---|---|
| 20080293945 | (Pentaphenyl)phenyl Group Containing Compound, Polymeric Derivative Thereof And Method For Forming The Same - The present invention discloses an iridium complex containing a (pentaphenyl)phenyl ligand, having the following general equation: | 11-27-2008 |
Hong-Jun Choi, Suwon-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20110141128 | METHOD AND APPARATUS FOR PROCESSING A USER INTERFACE IN AN IMAGE PROCESSOR - A method and apparatus for processing a user interface in an image processor are provided. In the method, at least one Region of Interest (ROI) is set on an image displayed on a screen. Location information of a renewed ROI and an image processing result based on to a location of the corresponding ROI are outputted whenever the location of the at least one ROI is renewed. An image of the at least one ROI is stored according to the image processing result. In the apparatus, a control unit extracts ROI information when the ROI is set on an image displayed on a screen, and displays location information of a renewed ROI whenever the location information of the ROI is renewed. An image signal processing unit converts the location information of the ROI extracted from the control unit into graphical data and performs image signal processing on the image of the ROI. | 06-16-2011 |
| 20110149147 | IMAGE PROCESSING APPARATUS FOR READING COMPRESSED DATA FROM MEMORY VIA DATA BUS AND IMAGE PROCESSING METHOD PERFORMED IN THE IMAGE PROCESSING APPARATUS - An image processing apparatus including a memory, a data bus provided to access the memory, an image conversion unit which receives an image signal and converts the image signal into a frame comprising a plurality of lines, and an image compression/decompression unit which divides the frame into a plurality of line groups, compresses each of the plurality of line groups to generate compressed data, and stores the compressed data in the memory via the data bus, where at least one line in at least one line group is omitted from the compression. | 06-23-2011 |
Hong-Jun Lee, Suwon-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20110122711 | BITLINE PRECHARGE VOLTAGE GENERATOR, SEMICONDUCTOR MEMORY DEVICE COMPRISING SAME, AND METHOD OF TRIMMING BITLINE PRECHARGE VOLTAGE - A bitline precharge voltage generator comprises a leakage trimming unit and a bitline precharge voltage providing unit. The leakage trimming unit applies a leakage current to an output node to place a bitline precharge voltage at an edge of a dead zone. The bitline precharge voltage providing unit provides the bitline precharge voltage to the output node, and sets the bitline precharge voltage to a target level. The bitline precharge voltage generator generates the bitline precharge voltage having a distribution including the dead zone. | 05-26-2011 |
Hong-Jun Yang, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20120074977 | WAFER PROBE STATION CAPABLE OF ACTIVELY CONTROLLING TILT OF CHUCK AND CONTROLLING METHOD THEREOF - The wafer probe station includes: a plurality of the pressure sensors; a tilt correction unit which is constructed with a plurality of actuators, a plurality of displacement sensors which are disposed at positions adjacent to the corresponding actuators and a microcomputer; and a control unit which allows the wafer to be come in contact with the probe card by lifting up a Z-axis stage by a predetermined overdriving amount, extracts the pressure values of the installation positions from the pressure sensors, calculates driving amounts of the actuators of the tilt correction unit by using the pressure values so that a uniform load is applied to the chuck, calculates X and Y directional displacement values w occurring according to a change in a tilt of the chuck, lifts down the Z-axis stage, and after that, corrects an eccentric load of the chuck by driving the actuators of the tilt correction unit according to the driving amounts, and controls movement of the XY-axis stage by using the X and Y directional displacement values w. Accordingly, it is possible to accurately sense an eccentric load occurring at the time of performing the overdriving, and it is possible to rapidly and accurately perform initial setting for the eccentric load by adjusting a tilt of the chuck, so that it is possible to reduce a read time of a testing process. | 03-29-2012 |