Hietala
Alan Hietala, Toronto CA
Patent application number | Description | Published |
---|---|---|
20120253527 | Programming Simulator for an HVAC Controller - A programming simulator is provided, being adapted to run on one of a controller for HVAC equipment operable to communicate across a network, and a remote device operable to communicate with the controller through the network. The programming simulator is operable to display the current value of energy usage by the HVAC equipment on the premise over the period of time and also display at least one changeable parameter, the at least one changeable parameter relating to energy usage. Upon selection of the at least one changeable parameter, displaying a simulator value, the simulator value proving an estimate of energy usage over the same period of time as the current value using the selected at least one changeable parameter in the energy model. | 10-04-2012 |
Alexander W. Hietala, Phoenix, AZ US
Patent application number | Description | Published |
---|---|---|
20120303836 | SLAVE ID CONFIGURATION - Disclosed is a method in which slaves are cascaded on a bus, and cascading slave-to-slave communication is used to prioritize (or sequence) the software slave ID programming, enabling users to uniquely identify identical components in a circuit. In one embodiment, the first slave in the cascade stalls the programming of other slaves until the first slave's programming is complete. Once completed, the first slave then enables programming of the second slave, and so on. This embodiment allows multiple placements of identical slaves on the bus, and provides a method to uniquely identify and control each slave by using cascading software slave ID programming. In another embodiment, a structure with a similar effect may be created by lack of enablement (instead of disablement), wherein initially only the first slave is enabled, and subsequent slaves are not initially enabled. Additionally, the present disclosure is compatible with the MIPI RFFE standard interface. | 11-29-2012 |
Alexander Wayne Hietala, Phoenix, AZ US
Patent application number | Description | Published |
---|---|---|
20110222444 | SPLIT-BAND POWER AMPLIFIERS AND DUPLEXERS FOR LTE-ADVANCED FRONT END FOR IMPROVED IMD - A front end radio architecture (FERA) is disclosed that includes a transmitter block coupled to a power amplifier (PA) via first and second input terminals. A first split-band duplexer is coupled to a first output terminal of the PA and a second split-band duplexer is coupled to a second output terminal of the PA. The PA includes a first amplifier cell and a second amplifier cell that when coupled to the first and second split-band duplexers makes up first and second transmitter chains. Only one of the first and the second transmitter chains is active when a first carrier and a second carrier have a frequency offset that is less than an associated half duplex frequency within a same split-band duplex band, thus preventing third order inter-modulation (IMD) products from falling within an associated receive channel. Otherwise, the first and the second transmitter chains are both active. | 09-15-2011 |
20110291857 | METHOD OF POWER AMPLIFIER CALIBRATION - The exemplary embodiments include methods, computer readable media, and devices for calibrating a non-linear power detector of a radio frequency device based upon measurements of the non-linear power detector output and the associated power amplifier output level, and a set of data points that characterize a nominal non-linear power detector. The set of data points that characterize the nominal non-linear power detector is stored in a calibration system memory as nominal power detector output data. The measured non-linear power detector outputs, power amplifier output levels, and the nominal power detector output data is used to determine a power detector error function that characterizes the difference between the response of the non-linear power detector and the nominal non-linear power detector. The power detector error function and the nominal power detector output data are used to develop a calibrated power detector output data set that is stored in the non-linear power detector. | 12-01-2011 |
20120200473 | HARMONIC REJECTED ANTENNA SWITCH - The exemplary embodiments include a radio frequency antenna switch configured to reject harmonic frequencies. In addition, the harmonic-rejected radio frequencies of the radio frequency antenna switch may be tuned by use of a capacitor array. The capacitor array may be configured with fuse elements or by control logic. | 08-09-2012 |
20120281597 | RADIO FRONT END AND POWER MANAGEMENT ARCHITECTURE FOR LTE-ADVANCED - A front end radio architecture (FERA) with power management is disclosed. The FERA includes a first power amplifier (PA) block having a first-first PA and a first-second PA, and a second PA block having a second-first PA and a second-second PA. First and second modulated switchers are adapted to selectively supply power to the first-first PA and the second-first PA, and to supply power to the first-second PA and the second-second PA, respectively. The first and second modulated switchers have a modulation bandwidth of at least 20 MHz and are both suitable for envelope tracking modulation. A control system is adapted to selectively enable and disable the first-first PA, first-second PA, the second-first PA, and the second-second PA. First and second switches are responsive to control signals to route carriers and received signals between first and second antennas depending upon a selectable mode of operation such as intra-band or inter-band operation. | 11-08-2012 |
20120306572 | METHOD OF POWER AMPLIFIER CALIBRATION FOR AN ENVELOPE TRACKING SYSTEM - A method for power amplifier (PA) calibration for an envelope tracking system of a wireless device is disclosed. The method involves measuring an output power of a PA that is a part under test (PUT) at a predetermined input power. Another step includes calculating a gain equal to the output power of the PA divided by the predetermined input power. A next step involves calculating a gain correction by subtracting the calculated gain from a desired gain. Other steps include determining an expected supply voltage for the PA at the desired gain using the gain correction applied to a nominal curve of gain versus PA supply voltage, and then storing the expected supply voltage for the PA versus input power in memory. | 12-06-2012 |
20130113556 | VOLTAGE, CURRENT, AND SATURATION PREVENTION - In one embodiment, saturation of the control system of a power amplifier is limited by comparing a control voltage at a first control node against a scaled battery voltage, and then drawing an error current away from the first control node when the control voltage exceeds the scaled battery voltage. The first control node may be located after a trans-conductance amplifier in a feedback control system. | 05-09-2013 |
20130135043 | MULTIMODE RF AMPLIFIER SYSTEM - Multimode radio frequency (RF) amplifier systems and techniques are disclosed. In one embodiment, a multimode radio frequency (RF) amplifier system has a first RF amplifier and a second RF amplifier. The first RF amplifier may support a first RF communication standard. The second RF amplifier may support a second RF communication standard. The first RF amplifier includes an auxiliary circuit. The auxiliary circuit may provide a service or a utility to a second RF amplifier. For example, the auxiliary circuit may generate a supply voltage to power the second RF amplifier. | 05-30-2013 |
20140035673 | MULTIMODE DIFFERENTIAL AMPLIFIER BIASING SYSTEM - Differential power amplifier circuitry includes a differential transistor pair, an input transformer, and biasing circuitry. The base contact of each transistor in the differential transistor pair may be coupled to the input transformer through a coupling capacitor. The coupling capacitors may be designed to resonate with the input transformer about a desired frequency range, thereby passing desirable signals to the differential transistor pair while blocking undesirable signals. The biasing circuitry may include a pair of emitter follower transistors, each coupled at the emitter to the base contact of each one of the transistors in the differential transistor pair and adapted to bias the differential transistor pair to maximize efficiency and stability. | 02-06-2014 |
20140038675 | FRONT END RADIO ARCHITECTURE (FERA) WITH POWER MANAGEMENT - A front end radio architecture (FERA) with power management is disclosed. The FERA includes a first power amplifier (PA) block having a first-first PA for amplifying first-first signals and a first-second PA for amplifying first-second signals. Also included is a second PA block having a second-first PA for amplifying second-first signals and a second-second PA for amplifying second-second signals. At least one power supply is adapted to selectively supply power to the first-first PA and the second-second PA through a first path. The power supply is also adapted to selectively supply power to the first-second PA and the second-first PA through a second path. A control system is adapted to selectively enable and disable the first-first PA, the first-second PA, the second-first PA, and the second-second PA. | 02-06-2014 |
20140111275 | EFFICIENT POWER TRANSFER POWER AMPLIFIER (PA) ARCHITECTURE - An efficient power transfer power amplifier (PA) architecture is disclosed that includes a first PA, a first impedance transformation network (ITN) coupled to the first PA, a second PA, and a second ITN coupled to the second PA. A switching network having a plurality of load outputs along with a first switch input coupled to a first impedance output of the first ITN and a second switch input coupled to a second impedance output of the first ITN, a third switch input coupled to a third impedance output of the second ITN, and a fourth switch input coupled to a fourth impedance output of the second ITN. A control system is adapted to control the switching network to switch signals at the first, second, third, and fourth switch inputs such that select ones of the signals travel paths having matching impedances to loads coupled to the plurality of load outputs. | 04-24-2014 |
20140304442 | SERIAL BUS BUFFER WITH NOISE REDUCTION - Disclosed is a digital communication control system having a serial bus buffer that includes a primary interface adapted to support serial communication over a primary bus, a buffered interface adapted to support serial communication over a buffered bus, and a controller coupled between the primary bus and the buffered bus. The primary bus is coupled to a first device and at least one second device and the buffered bus is coupled to at least one third device. The controller is adapted to receive a first data signal and a clock signal at the primary interface and replicate the first data signal and the clock signal at the buffered interface. | 10-09-2014 |
20140375390 | POWER AMPLIFIER WITH IMPROVED LOW BIAS MODE LINEARITY - Power amplifier circuitry includes a power amplifier including an input node and an output node, biasing circuitry, a selectable impedance network, and an input capacitor. The input capacitor is coupled to the input node of the power amplifier. The biasing circuitry is coupled to the input node of the power amplifier through the selectable impedance network. The power amplifier is operable in a low power operating mode and a high power operating mode. In the low power operating mode, the biasing circuitry delivers a first biasing current to the input node of the power amplifier, and a first impedance level of the selectable impedance is selected. In the high power operating mode, the biasing circuitry delivers a second biasing current to the input node of the power amplifier, and a second impedance level of the selectable impedance is selected. | 12-25-2014 |
20150192974 | POWER MANAGEMENT SYSTEM FOR A BUS INTERFACE SYSTEM - Embodiments of bus interface systems are disclosed. In one embodiment, a bus interface system includes a master bus controller and a slave bus controller coupled along a bus line. The master bus controller is configured to generate an input data signal that is received by the slave bus controller along the bus line. The slave bus controller includes power conversion circuitry configured to convert the input data signal from the master bus controller into a supply voltage. By providing the power conversion circuitry, the slave bus controller is powered using the input data signal and without requiring an additional bus line to transfer a supply voltage to the slave bus controller. | 07-09-2015 |
20150193297 | READ TECHNIQUE FOR A BUS INTERFACE SYSTEM - Embodiments of a bus interface system are disclosed. The bus interface system includes a master bus controller and a slave bus controller coupled to a bus line. The master bus controller and the slave bus controller are configured to perform read operations using error codes and error checks. For example, the error codes may be cyclic redundancy codes (CRC). In this manner, accuracy is ensured during communications between the slave bus controller and the master bus controller. | 07-09-2015 |
20150193298 | WRITE TECHNIQUE FOR A BUS INTERFACE SYSTEM - Embodiments of a bus interface system are disclosed. In one embodiment, the bus interface system includes a master bus controller and a slave bus controller coupled to a bus line. The master bus controller is configured to generate a first set of data pulses along the bus line representing a payload segment. The slave bus controller is configured to decode the first set of data pulses representing the payload segment into a decoded payload segment. The slave bus controller is then configured to perform a first error check on the decoded payload segment. Furthermore, the slave bus controller is configured to generate an acknowledgment signal along the bus line so that the acknowledgement signal indicates that the decoded payload segment passed the first error check. In this manner, the master bus controller can determine that the slave bus controller received an accurate copy of the payload segment. | 07-09-2015 |
20150193321 | GROUP WRITE TECHNIQUE FOR A BUS INTERFACE SYSTEM - Embodiments of bus interface systems and methods of operating the same are disclosed. In one embodiment, a bus interface system includes a master bus controller and multiple slave bus controllers that are each coupled to a bus line. The master bus controller is configured to generate a first set of data pulses along the bus line representing a payload segment. Each of the slave bus controllers decodes the first set of data pulses along the bus line representing the payload segment and performs an error check. Each slave bus controller is then configured to generate an acknowledgement pulse along the bus line to indicate that the slave bus controller's particular error check was passed. In this manner, the bus interface system can perform a group write bus function and the master bus controller can determine that the multiple slave bus controllers each received an accurate copy of the payload segment. | 07-09-2015 |
20150193373 | START OF SEQUENCE DETECTION FOR ONE WIRE BUS - The disclosure relates to bus interface systems. In one embodiment, the bus interface system includes a bus line along with a master bus controller and a slave bus controller coupled to the bus line. In order to start a data frame, the master bus controller is configured to generate a sequence of data pulses along the bus line such that the sequence of data pulses is provided in accordance to a start of sequence (SOS) pulse pattern. The slave bus controller is configured to recognize that the sequence of data transmitted along the bus line by the master bus controller has been provided in accordance with the SOS pulse pattern. In this manner, the slave bus controller can detect when the master bus controller has started a new data frame. As such, the exchange of information through data frames can be synchronized along the bus line with requiring an additional bus line for a clock signal. | 07-09-2015 |
Ari-Pekka Hietala, Vantaa FI
Erkki Juhani Hietala, Espoo FI
Patent application number | Description | Published |
---|---|---|
20110320589 | METHOD AND DEVICE FOR PROCESSING DATA IN A NETWORK - A method and a device for processing data in a network are provided. The method includes using a gateway for modifying a communication from a first network component to a second network component by indicating a reason for a service change and/or by indicating a change of the service. Furthermore, a communication system is suggested containing this device. | 12-29-2011 |
Joni Hietala, Viiala FI
Patent application number | Description | Published |
---|---|---|
20120093498 | ELECTRONIC DEVICE, COVER AND METHOD - A cover part for an electronic device, an electronic device and a method. The cover structure ( | 04-19-2012 |
20130123033 | TEMPORARY FLOORING STRUCTURE - The invention relates to a temporary flooring structure for a bowling center, wherein the temporary flooring structure including one or more flooring elements. The temporary flooring structure has a storage position and a use position. One or more flooring elements are arranged on at least one bowling lane in said bowling center in said use position. | 05-16-2013 |
Jukka Hietala, Porvoo FI
Patent application number | Description | Published |
---|---|---|
20090039310 | Deicing Composition and Use Thereof - Disclosed is a novel deicing composition having improved corrosion inhibition and being obtained by mixing 89-99.98% by weight of an alkali metal formate 0.01-6% by weight of an alkali metal silicate and 0.01-5% by weight of a C | 02-12-2009 |
20130259998 | FOODSTUFF PRESERVING COMPOSITION AND USE THEREOF - The invention relates to a foodstuff preservation composition comprising potassium acetate and alkali metal diacetate. The present invention further relates to a use of the foodstuff preservation composition for preventing growth of | 10-03-2013 |
20130331601 | METHOD FOR RECOVERY OF ORGANIC ACID FROM DILUTE AQUEOUS SOLUTION - The present invention relates to a method and an arrangement for recovery of at least one organic acid from a dilute aqueous solution thereof. In this method a complex between said organic acid and an extractant is formed by contacting the solution with a reactive extractant and dissolving the formed complex into said extractant thus forming an extractant phase. The organic acid is removed from the formed complex by esterification using an alcohol. | 12-12-2013 |
20140275581 | METHOD AND AN ARRANGEMENT FOR SEPARATING AT LEAST ONE CARBOXYLIC ACID AND FURFURAL FROM A DILUTE AQUEOUS MIXTURE THEREOF - The present invention relates to a method and an arrangement for separation and recovery of at least one carboxylic acid and furfural from a dilute aqueous mixture thereof. In the method of the present invention a dilute aqueous mixture comprising at least one carboxylic acid and furfural is extracted with methyltetrahydrofurane, and at least one carboxylic acid and furfural are recovered. The arrangement of the present invention comprises an extraction unit | 09-18-2014 |
20140330039 | METHOD FOR RECOVERING AND PURIFYING PROPIONIC ACID - The present invention provides a method for purifying and recovering propionic acid from an aqueous mixture containing a fermentation product obtained from a fermentation process using glycerol as substrate, the method comprising optionally acidifying the aqueous mixture to a pH below 4.5, subjecting the aqueous mixture to an extraction with extracting agent containing a heavy extractant and optionally a light extractant as a diluent to obtain an extract comprising the extracting agent and organic acids, and a raffinate comprising water and any unreacted glycerol, and subjecting the extract to vacuum evaporation to separate propionic acid-containing organic acids from the extractant. | 11-06-2014 |
Kari Hietala, Espoo FI
Patent application number | Description | Published |
---|---|---|
20150307955 | METHOD AND APPARATUS FOR ACID GRANULATION OF MATTE - A method is provided for leaching the metals while granulating molten matte, comprising the steps of feeding a molten matte as a falling stream into a granulation chamber, spraying a liquid jet on the stream of molten matte to atomize the matte, and cooling the matte particles thus formed. The liquid jet comprises an acid solution containing water and sulfuric acid so that the acid solution starts leaching metals from the molten matte when the liquid jet contacts the molten matte. Part of product solution from granulation can be circulated to liquid jets to increase the metal content in the solution and to reduce its acid con-tent. | 10-29-2015 |
Marko Jaakko Hietala, Helsinki FI
Patent application number | Description | Published |
---|---|---|
20110125902 | Apparatus And A Method For Resource Management - An apparatus and a method are provided with the apparatus being arranged to control access to one or more resources in a computing device by one or more clients in said computing device. The apparatus further arranged to receive a request for access to a said resource from a first client, determine whether or not said resource is being used by a second client, and, if said resource is being used, remove said resource from said second client and provide said resource to said first client. The method and computer program correspond to the apparatus. | 05-26-2011 |
20120110452 | SOFTWARE APPLICATION OUTPUT VOLUME CONTROL - Apparatus comprises means for independently controlling the output volume levels of a plurality of software applications associated with the apparatus; means responsive to a user command to change a master volume level for changing the volume levels of each of the software applications in the same sense; and when one of the plurality of software applications is at a maximum volume level, means responsive to a user command to increase the master volume level for increasing the volume levels of each of the other software applications which are not at the maximum level. | 05-03-2012 |
Mika Hietala, Espoo FI
Patent application number | Description | Published |
---|---|---|
20110067480 | METHOD AND ARRANGEMENT FOR DETERMINING SAMPLE FLOW VOLUME - A method for determining a sample flow volume is disclosed herein. The method includes withdrawing the sample flow at a first and second flow rate from a gas flow, measuring a concentration of at least one gas component and measuring at least one of an airway pressure and flow. The method also includes generating first measurement results based on the concentration, generating second measurement results based on the at least one of the airway pressure and flow and setting a suitable point of comparison. The method further includes determining a first and second time delay between the point of comparison of the first and second measurement results of the first and second flow rate, providing information about the first and second sample flow rate and determining the sample volume based on differences between the first and second time delay. A corresponding arrangement is also provided. | 03-24-2011 |
Mika Harri Juhani Hietala, Helsinki FI
Patent application number | Description | Published |
---|---|---|
20110132070 | SYSTEM AND METHOD FOR MEASURING CONCENTRATION OF A PARAMAGNETIC GAS - In one embodiment, a device for measuring concentration of a paramagnetic gas is provided. The device comprises a measuring cell having a closed cavity therein, a reference gas conduit extending into the cavity for supplying a reference gas to the measuring cell, the reference gas comprising a predetermined concentration of the paramagnetic gas, a measurable gas conduit extending into the cavity for supplying a measurable gas to the measuring cell, the measurable gas comprising a measurable concentration of the paramagnetic gas, a first microphone differentially coupled to the measurable gas conduit and the reference gas conduit, and a second microphone located at a predetermined distance from the reference gas conduit. | 06-09-2011 |
Mika P. Hietala, Helsinki FI
Patent application number | Description | Published |
---|---|---|
20080293412 | Location update with multipoint functionality - The present invention provides methods for performing a location update in a mobile communication network. According to an embodiment of the invention, after receiving a location update request message from a managing node, a data base composes a location update acknowledge message including information about an identification of a switching device. Then the data base transmits the location update acknowledge message including information about the identification of the switching device to the managing node. According to another embodiment, after receiving a message from a second managing node, a first managing node composes a reply message including information about an identification of a switching device. Then the first managing node transmits the reply message including information about the identification of the switching device to the second managing node. Further, the present invention also relates to respective devices. | 11-27-2008 |
Oili Hietala, Oulu FI
Patent application number | Description | Published |
---|---|---|
20090214653 | Bone morphogenetic protein 4 and osteogenic devices and pharmaceutical products containing thereof - The present invention relates to reindeer bone formation inducing protein called bone morphogenetic protein 4 (BMP-4) and nucleotide molecules encoding the proteins and host cells expressing the proteins. The present invention relates also to the use of the BMP-4 for treating disorders related to bone and cartilage formation. Osteogenic devices and pharmaceutical compositions containing the proteins are also disclosed. | 08-27-2009 |
20100041595 | Bone morphogenetic protein 3 and osteogenic devices and pharmaceutical products containing thereof - The present invention relates to reindeer bone formation inducing protein called bone morphogenetic protein 3c (BMP-3c), nucleotide molecules encoding the protein and host cells expressing the protein. The present invention relates also to the use of said BMP-3c for treating disorders related to bone and cartilage formation. Osteogenic devices and pharmaceutical compositions containing the protein are also disclosed. | 02-18-2010 |
20100143433 | Bone morphogenetic proteins containing a heparin binding site and osteogenic devices and pharmaceutical products containing thereof - The present invention relates to reindeer bone formation inducing protein called bone morphogenetic protein (BMP), such as BMP-6, containing a heparin binding site and nucleotide molecules encoding the proteins and host cells expressing the proteins. The present invention relates also to the use of the bone morphogenetic protein for treating disorders related to bone and cartilage formation. The present invention further relates to osteogenic devices and pharmaceutical compositions containing the protein. | 06-10-2010 |
20150202265 | METHOD FOR PREPARING A BONE PROTEIN PREPARATION AND A BONE PROTEIN PREPARATION - The present invention provides a method for preparing a bone protein preparation which contains for example growth factors. The present invention also provides a bone protein preparation obtained by the method and paste, putty, pellet, disc, block, granule, osteogenic device or pharmaceutical composition containing said bone protein preparation. | 07-23-2015 |
Vincent Mark Hietala, Albuquerque, NM US
Patent application number | Description | Published |
---|---|---|
20100040180 | Adaptive noise filtering and equalization for optimal high speed multilevel signal decoding - A Signal Conditioning Filter (SCF) and a Signal Integrity Unit (SIU) address the coupled problem of equalization and noise filtering in order to improve signal fidelity for decoding. Specifically, a received signal can be filtered in a manner to optimize the signal fidelity even in the presence of both significant (large magnitudes of) ISI and noise. The present invention can provide an adaptive method that continuously monitors a signal fidelity measure. Monitoring the fidelity of a multilevel signal can be performed by external means such as by the SIU. A received signal y(t) can be “conditioned” by application of a filter with an electronically adjustable impulse response g(t). A resulting output z(t) can then be interrogated to characterize the quality of the conditioned signal. This fidelity measure q(t) can be used to adjust the filter response to maximize the fidelity measure of the conditioned signal. | 02-18-2010 |
20130064335 | ADAPTIVE NOISE FILTERING AND EQUALIZATION - Processing a signal comprising signal distortions with filters. The filters comprise a first filter configured to a first time scale to compensate for signal distortions within respective symbols of the signal and a second filter configured to a second time scale to compensate for signal distortions among symbols of the signal. A probability estimate is produced based on an output of at least one of the first and second filters. At least one of the first and second time scales is adjusted according to the probability estimate. | 03-14-2013 |